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PREFACE 
The work described i n  t h i s  repor t  was performed by the Elect ron ic  Parts and 
Subsystems sect ion of the  k i n g  Aerospace Company Central Laboratories 
department during the  per iod between June 1975 and May 1977. The work 
was performed fo r  the  National Aeronautics and Space Adminlstrat ion (NASA), 
George C. Marshall Space F l i g h t  Center under Contract Number NAB-31627. 
Hr. Leon Hamiter acted as the  NASA Contracting O f f i ce r ' s  Representative. 
S ign i f i can t  technical  cont r ibut ions were made by David Porter,  Earl Roberts, 
He1 Char and George Henderson. 
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1.0 INTRODUCTION 
Epoxy encapsulated m ic roc i r cu i t s  are widely used i n  low cost commercial 
appl icat ions bu t  t h e i r  use has been avoided i n  space appl icat ions because they 
have been f e l t  t o  lack the i n t e g r i t y  necessary f o r  r e ? i a b l e  operation as a m -  
pared t o  hermet ical ly sealed microc i rcu i ts .  
encapsulants, p a r t i c u l a r l y  the in t roduct ion o f  novolac epoxy, have resul ted 
i n  e l im ina t i on  o f  many o f  t h e  f a i l u r e  mechanisms previously found i n  p l a s t i c  
encapsulated m ic roc i r cu i t s .  
Recent improvements i n  epoxy 
This study was conducted t o  invest igate three major areas o f  concern. 
o What design, processing, packagtng and app l i ca t i on  constraints are 
necessary i n  the  use of epoxy encapsulated m ic roc i r cu i t s?  
o What screening tes ts  are useful t o  i d e n t i f y  high i n t e g r i t y  devices? 
o What q u a l i f i c a t i o n  tes ts  should be used t o  separate high i n t e g r i t y  
l o t s  o f  pa r t s  from fai lure-prone l o t s ?  
Various thermal, v ibrat ion,  thermal cyc l ing and reduced barometric pressure 
stress tes ts  were performed t o  obta in  e l e c t r i c a l ,  environmental and f a i l u r e  
data. Analyses of the data were q p l o y e d  t o  der ive informat ion on environmental 
and operating design l i m i t s  t o  determine the c a p a b i l i t y  o f  encapsulated micro- 
c i r c u i t s  t o  perform i n  space appl icat ions and environments. 
pa r t  types ( fou r  TTL, two CMOS, one l i n e a r )  from f i v e  d i f f e r e n t  manufacturers 
were subjected t o  single, mu1 t i p l e  and Combinational environmental stress 
l eve l s  t o  der ive answers t o  the fo l lowing questions. 
Seven d i f f e r e n t  
o What f a i l u r e  mechanisms unique t o  encapsulated rnicrocircui  t s  e x i s t ?  
o How bel ievable are suppl iers claims o f  improved r e l i a b i l i t y ?  
o What stress t e s t s  and screens can be used t o  i d e n t i f y  po ten t i a l  e a r l y  
f a i l u r e s  (e.g. f reak populat ion)? 
o What stress tes ts  and screens should be avoided t o  prevent unwanted 
1 i f  e degradation? 
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2 .o SUMMARY AND CONCLUSIONS 
2.1 Program Approach 
Novolac encapsulated microcircuits of three different types from 5 different 
manufacturers were procured and tested using MIL-specification screens and 
environmental stresses. The parts purchased were: 
Manufacturer Manufacturer Code 
TTL 7400 Texas Instr. A 
5400 Signetics B 
5400 Na t i onal C 
7400 ITT D 
CMOS 4007 RCA 
4007 Na t i onal 
E 
C 
Linear 741 RCA E 
5 each were subjected to construction analysis. 
screened to JAN Level B requirements, including temperature cycl ing , centrifuge, 
burn-in and electrical measurement (called M1) at -55OC, +25OC, and +12SoC. Of 
the parts which passed the JAN Level 9 screening, 325 each were subjected to 
seven different environmental stress test sequences which consisted of MIL- 
specification environmental tests followed by electrical measurements at -5SoC, 
2SoC, and 125O. 
495 each (Group 101) were 
The environmental stresses were as shown in Figure 2-1. 
Failed parts were subjected to failure analysis to determine the cause of failure. 
The intent of this program was to define and identify potential tests and screerls 
that could be used advantageously w i t h  EPSX~’ encapsulated microcircuits. 
not the intent of the program to perform a reliability evaluation on the specific 
device types selected. 
It was 
2 - 2  
The single most prominent result derived from this program was the determination 
that novolac-encapsulated digital bipolar TTL microcircuits are of very high 
integrity -- so high that relatively few failures occurred for causes traceable 
to the use of epoxy encapsulants. Generally it was only by raising the stress 
levels to obviously destructive levels that sizable numbers of failures could be 
induced. CMOS devices were very unstable and should not be evaluated further. 
Linear devices showed promise but also showed problems that should be explored 
further. 
Three of the environmental test cells produced no valid failures at all - Groups 
203 (Vibration), 204 (Vacuum Operating Life), and 205 (Low Temperature Operating 
Life). 
Summary of Resu 1 t s 
The remain ir of the test cells produced the following types of failures. 
0 Open ball bond 
-- peripheral opens 
-- plastic plague 
0 Channeling (CMOS only) 
0 Broken wires 
0 Thermal Runaway (Linear only) 
0 Stress Corrosion Cracking 
0 Ruptured Encapsulant 
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Thermal Shock: 
M2 ( E l e c t r i c a l  Measurement a t  -55OC, Z 0 C ,  125OC) 
10 day Moisture Resistance 
M3 
1000 hour Operating L i f e  a t  +5OC 
M4 
1000 hour Operating L i f e  a t  +125OC 
M5 
1000 Temperature Cycles from - 5 5 O C  t o  +125OC 
M2 
1000 Temperature Cycles from -55OC t o  +125OC 
M3 
1000 Temperature Cycles from -650:: t o  +150OC 
M4 
1000 Temperature Cycles from -65OC t o  +2OOOC 
M5 
V ibra t ion  - 3 axes a t  209 
M2 
V ibra t ion  - 3 axes a t  509 
M3 
V ibra t ion  - 3 axes a t  709 
M4 
48 hour Operating L i f e  a t  1.09 mn Hg (Vacuum) 
M2 
240 hour Operating L i fe  a t  1.09 mn Hg 
M3 
48 hour Operating L i f e  a t  1 ~ 1 0 ' ~  mm Hg 
M4 
240 hour Operating L i f e  a t  1 ~ 1 0 ' ~  m Hg 
M5 
240 hour Operating L i f e  a t  +5OC 
M2 
760 hour Operating L i f e  a t  +5OC 
M3 
240 hour Operating L i fe  a t  -55OC 
M4 
760 hour Operating L i fe  a t  -55OC 
M5 
1000 hour Operating L i f e  e t  125OC 
M2 
1000 hour Operating L i f e  a t  150°C 
M3 
1000 hour Operating L i f e  a t  175OC 
M4 
1000 hour Operating L i f e  a t  200°C 
M5 
1000 Temperature Cycles from - 5 5 O C  t o  +125OC 
M2 
48 hour Operating L i f e  a t  1.09 mm Hg 
M3 
1000 hour Operating L i fe  a t  +5OC 
M4 
1000 hour Operating L i f e  a t  +125OC 
M5 
15 cycles f r o m  -65OC t o  +150oC Group 201 
Group 202 
Group 203 
Group 204 
Group 205 
Group 206 
Group 207 
0 
0 
0 
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Figure 2- 1 Envi ronmental Test Program 
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2.2 Summary of Results (Continued) 
0 Absorbed Moisture (CMOS only)  
0 Cracked Die 
0 Short c i r c u i t  on d ie  o r  i n  d i f f u s i o n  
0 Shorted MOS capaci tor  (L inear only)  
0 Gate Oxide Short c i r c u i t  
These f a i l u r e s  are reported and described i n  d e t a i l  i n  Sect 
discussion t rea ts  the s ign i f icance of the f a i l u r e s  i n  terms 
stresses. 
on 4. The f o l  
o f  the applied 
owing 
2.2.1 Open B a l l  Bond Fai lures 
A t o t a l  o f  nine fa i lures occurred on t h i s  program during various environments. 
It was found convenient t o  convert the time t o  f a i l u r e  ana the causing stress 
t o  equivalent hours a t  175OC, the temperature of operating l i f e  where mos t  o f  
the f a i l u r e s  occurred. This i s  shown i n  Figure 2-2. The 1.1 ev ac t i va t i on  
energy was used. 
median times t o  f a i l u r e  for  the three major types o f  bond f a i l u r e :  
per ipheral  opens, and open aluminum away from bond. A t  300OC, these times a r e  
respect ively 3 hours, 300 hours, and 30,000 hours (Ref 1, 2).  At. 175%. these 
med an t mes o f a i l u r e  become 1000 hours, 100,000 hours, and 10,000,000 hours 
l e n t  f a i l u r e  times o f  the bond f a i l u r e s  f r o m  t h i s  program. 
Analysis o f  Figure 2-3 shows t h a t  these bond fa i l u res  can a l l  be in terpreted 
as freak fa i l u res ,  s ince they a l l  occur i n  the " f reak" p a r t  o f  the curves and 
occur i n  extremely small quant i t ies :  
able ca l l ed  out i n  MIL-M-38510 f o r  post burn- in l o t  acceptance. 
The so-cal led " p l a s t i c  plague" f a i l u r e s  were found t o  represent a new f a i l u r e  
mode f o r  b a l l  bonds which i s  unique t o  encapsulated m ic roc i r cu i t s .  
postulated t h a t  were i t  not  f o r  the encapsulant holding the bond t i g h t l y  t o  
d ie  the bond would f a i l  i n  the normal l i f t e d  bond manner. But because the 
encapsulant holds the bond i n  place, bond degradation proceeds beyond norma? 
gold-aluminum embri t t lement and a l a r g e  spongy appearing i n t e r m e t a l l i c  forma- 
t i o n  occurs under the bond as shown i n  Figure 2-4. The time t o  f a i l u r e  could 
be longer f o r  p l a s t i c  plague than f o r  l i f t e d  bonds, as the presentation i n  
Figure 2-3 h in ts ,  bu t  u n t i l  t h i s  i s  v e r i f i e d  by f u r t h e r  test ing,  no conclusion 
can be drawn about r e l a t i v e  time t o  f a i l u r e .  
These times t o  f a i l u r e  can be compared t o  the normally expected 
l i f t e d  bonds, 
(10 U 5  , 10 , 10 ). These values are p l o t t e d  i n  Figure 2-3 along w i t h  the equiva- 
less than the 5% percent-defective-allow- 
It i s  
2.2.2 Channel ing 
Channeling of the FET t rans i s to rs  was found t o  be a predominant f a i l u r e  mechanism 
i n  CMOS m ic roc i r cu i t s  subjected t o  high temperature operating 1 i f e  tests .  Figure 
2-5 summarizes the f a i l u r e  percentage t h a t  occurred during the environmental t e s t  
c e l l s  invo lv ing 125OC operating l i f e  o r  higher It can be seen tha t  the incidence 
o f  channeling i s  unacceptably high. 
I t was der;ermined experimental ly t h a t  the channeling tha t  occurred was not caused 
by impur i t ies  resident i n  the epoxy encapsulant but ra ther  by impur i t ies  appearinq 
i n  the CMOS oxide s t ructure.  This was found by s t r i pp ing  the encapsulant o f f  o f  
a chanx led  device and observing t h a t  i t  was s t i l l  channeling a f t e r  the encapsulant 
was remwed. However t h i s  does no t  r u l e  out the p o s s i b i l i t y  t ha t  the impurit 'os 
or ig inated i n  the encapsulant and migrated i n t o  the oxide. 
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Type o f  
Fai 1 ure 
L i f t e d  
Bond 
Peripheral 
Open 
Peripheral 
Open 
E l e c t r i c a l  
Group Measurement 
20 1 M3 
202 M3 
202 
P l a s t i c  206 
P1 ague 
P I  a s t i  c 206 
P: ague 
P1 a s t i  c 206 
P1 ague 
M5 
M2 
M3 
M4 
(4  par ts )  
P r i o r  Thermal 
Stress Por t  i on 
10 day 120 h rs  
Mo i s t ure 
Resistance 
(3 70OC 
2000 Temp. 333 h rs  
Cycles - 5 5 O C  @ 125OC 
t o  +12SoC 
2000 Temp. 333 hrs  
Cycles @ 
-55 t o  1 2 5 O C  125OC 
-65 t o  15OOC 150OC 
-65 t o  2OOOC 2OOOC 
Total  
1000 h r  8 1000 h r  
125OC @ 125OC 
1000 h r  '3 
125OC 
150°C 
Tota l  
1000 h r  @ 
125OC 
15OoC 
175% 
Tota l  
Equivalent 
Hours @ 175% 
0.04 hours 
17 hours 
17 
77 
1432 
=hours 
50 hours 
50 
2 30 
280 hours 
-- 
50 
2 30 
1000 
1 2 8 6 h o u r s  
Figure 2-2 
Calculat ion o f  Equivaient Hours a t  175OC f o r  Program Fai lures 
Due t o  Open Bonds 
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2.2.3 Broken Wires 
Temperature cyc l i ng  of the encapsulated mic roc i rcu i ts  induced la rge  numbers of 
broken wires, bu t  p r i m a r i l y  only a f te r  extremely severe l eve l s  o f  stress.  For 
MFR. c, 
stress, but a l l  other device types survived u n t i l  the f i n a l  increment (2000 
cycles from -65OC t o  +2OOOC) as seen i n  Figure 2-6. The reason f o r  the d i f f e r -  
ences between the various vendors i s  no t  understood - only MFR. E used a 
junc t ion  coat on the d ie .  Note t h a t  MTR. A experienced only one f a i l u r e  
wh i le  MFR. D experienced 25 f a i l u r e s  i n  the f i n a l  seve increment. 
both the TTL and CMOS par ts  showed broken wires a t  lower l eve l s  o f  
A comparison was made o f  the number o f  thermal cyc l i ng  f a i l u r e s  experienced on 
t h i s  program w i th  epoxy encapsulated m ic roc i r cu i t s  using gold bonding wires, 
versus published data on numbers o f  comparable thermal cyc l ing  f a i l u r e s  w i t h  
hermet ical ly sealed m ic roc i r cu i t  using aluminum bonding wires. This comparison 
i s  shown i n  Figure 2-7. 
l a ted  m ic roc i r cu i t s  i s  comparable t o  o r  exceeds the performance o f  hermetic 
mic roc i rcu i ts  using aluminum bond wires. I n  f a c t  the resu l t s  a t  -65OC t o  +2OOOC 
ind ica te  th3.t deformation o f  the encapsulant i s  probably no t  the cause of f a i l u r e  
brit merely normal eApansion and contract ion of the encapsulant causing the wires 
t o  work harden and break. 
I t i s  seen t h a t  the Derformance o f  the epoxy encapsu- 
Hot i n te rm i t ten t  opens (HIO) (open c i r c u i t s  observable only a t  elevated tempera- 
tures - i n  t h i s  case 125OC) were observed i n  26 ou t  o f  t h ?  156 broken-wire 
fa i l u res .  
observed i n  the bond fa i l u res ,  and i n  the  case o f  broken wires, the temperature 
cycl  ing envi ronmental stress caused the f a i  1 ure ra ther  than the  measurement 
temperature. 
2.2.4 Thermal Runaway 
However t h i s  should no t  be cause f o r  alarm, because HI05 were n o t  
The Linear 741 Op Amp m ic roc i r cu i t s  fa i l ed  i n  spectacular fast ion whi le under- 
going 1000 hour 150OC operating l i f e  t e s t .  
hours, 3 parts ( 1 P Z  cumulative) a f t e r  168 hours, and 31 more par ts  (62% cumulative) 
a f t e r  672 hours irs sh. ; i n  Figure 2-8. 
phic - the semiconductor d i e  apparently f a i l e d  ii a shor t  c i r c u i t  mode which drew 
s u f f i c i e n t  current from the power supr l ies  t o  heat the epoxy encapsulant t o  the  
flame i g n i t i o n  po in t .  Many o f  the devices had the encapsulant consumed so 
completely t h a t  onlv a white ash was l e f t .  
The t e s t  was stopped a t  672 hours. Apparently i t  i s  n o t  possible t o  operate 
these devices a t  150OC without some form o f  c i r c u i t - b y - c i r c u i t  current l i m i t i n g  
p r o t e c t i m .  
l i f e  c a p a b i l i t i e s  o f  the gold meta l l i zed  l i n e a r  m ic roc i r cu i t s .  
6 par ts  (12%) f a i l e d  a f t e r  on ly  144 
These t a i l u r e s  were v i o i e n t l y  catastro- 
This places a severe handicap cn a t texp ts  t c  determine the extended 
2.2.5 Stress Corrosion Cracking 
The Manufacturer A parts experienced severe desradation of the extprnzl  leads a f t e r  
the 175OC operating l i f e  t e s t  increment o f  Group 206. Meta l lu rg ica l  analysis 
showed the problem t o  be caused by stress corrosion cracking o f  the leads accom- 
panied by severe breakage o f  t + e  leads. Tne stress corrosion cracking was dr=ter- 
mined t o  be caused by ch lo r i ne  present under the s i l v e r  p l a t i n g  on the  leads. It 
i s  postulated tha t  hn improper cleaning procedure resu l ted  i n  inadequate removal 
o f  a ch lo r j necon ta in ing  cleaning so lu t ion  , jppl ied a f t e r  the  s i l v e r  p l a t i n g  was 
applied. Wherever there were breaks i n  the s i l v e r  p la t i ng ,  t he  ch lo r ine  attacked 
the A l l oy  42 ( i ron -n i cke l )  lead mater ia l  causing transgranular cracks shown i n  
Figures 2-9 and 2-10. 
10 
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2.2.5 Stress Corrosion Crackhg (Continued) 
This Occurrence o f  stress corrosion cracking a t  175% must be considered i n  
procurement controls on encapsulated microcircui ts,  since it represents a good 
example of how an uncontrolled par t  type can dewonstrate anomalous f a i l u r e  
mechanisms. The act ivat ion energy of the stress corrosion cracking phenomenor! 
i s  not known, hence i t  i s  not possible t o  extrapolate the observed 175OC fa i l u res  
down t o  normal system operating temperatures. However p o s s i b i l i t y  o f  long term 
exposure t o  normal system operating temperatures causing stress corrosion cracking 
seems t o  exist ,  and precautions should be taken t o  avoid use o f  l o t s  of parts 
which have la ten t  stress corrosion cracking poss ib i l  i t i e s .  
2.2.6 Ruptured Encapsulant 
By the time the 2OO0C operating l i f e  t e s t  was ready t o  be perfobrned, only three 
device types s t i l l  survived: Phnufacturer 8, C, and 0 m. These parts completed 
the 1000 hour operating l i f e  t e s t  a t  200°C, but ut i iversal ly suffered gross fa i l u res  
due to  deformation and swell ing o f  the encapsulant. It i s  not known exdctly when 
t h i s  deformation occurred during the loo0 hour test .  However C. H. Zierdt  of Be l l  
Telephone Labs has p r i va te l y  comnunicated the infownation tha t  i n  h i s  experience 
the epoxy encapsulant " le ts  go" a f t e r  800 hours a t  200OC. Apparently a t  t h i s  
tentperature ( Z 5 q  above the nominally specif ied glass t rans i t i on  temperature), the 
novolac encapsulant over-cures, changes state, o r  over-expands, causing the 
encapsulant material t o  s p l i t  and crack. This v io lent  deformation breaks lead 
wires loose inside the package causing fai lure.  
The pract ica l  r e s u l t  o f  t h i s  f ind ing i s  t ha t  a maximum upper l i m i t  f o r  high stress 
test ing o f  epoxy encapsulated microcircui ts i s  +175W. 
2.2.7 Absorbed Mot sture 
Four fa i l u res  occurred with CPlOS devices tha t  have been at t r ibuted t o  moisture 
absorbed dur i  hunidi t y  cycl ing fol lowing t h e m 1  shock (Group 201). Three of 
these devices ? Mfr. E) recovered t o  normal operation a f t e r  bake out, and since 
no bias was previously apglied, channeling i s  ruled out, leaving the conclusion 
that  moisture absorbed by the encapsulant around the leads caused leakage currents 
t o  exceed the n o m 1  low CMOS c i r c u i t  currents. The fourth device ( M f r .  C) was 
found t o  have severe symptoms of e l e c t r i c a l  overstress. Again, since no bias had 
been applied previously, absorbed moisture i s  f e l t  t o  be the cause o f  the destruc- 
t i v e  currents which occurred durinq e lec t r i ca l  test iqg. None of the TTL or  l i n e a r  
microcircui ts showed any degradation due t o  humidity test ing. This indicates that  
the low current regions o f  operation o f  CMOS parts cause them t o  be susceptible t o  
moisture i f  i t enters the package, and thus t o  he susceptible t o  ccxbinations o f  
thermal shock and humidity test ing. 
2.2.8 Cracked Die  
Two incidences o f  cracked dice were observed i n  the program. One occurred i n  
Group 202 a f t e r  2000 temperature cycles from -55OC t o  t125OC. and the other 
occurred a t  the end o f  Group 207, a f t e r  1000 temperature cycles from -55OC t o  
+12SoC, 2 days vacuum operating l i f e ,  1000 hours operating l i f e  a t  +5OC and 1000 
hours operating l i f e  a t  t125OC. 
which employ the junct ion overcoat f o r  extra protection o f  the d ie  surface. 
was not possible t o  determine i f  these fa i l u res  occurred as a d i rec t  r e s u l t  o f  
the environmental stresses or i f  they pre-existed and were u l t imate ly  detected 
by the tri-temperature e lec t r i ca l  test ing. 
I n  both cases, the parts were Mfr .  E parts 
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2.3 Conc 1 us ions 
Two major conclusions were derived from t h i s  program. 
1. The TTT b ipo la r  epoxy encapsulated m ic roc i r cu i t s  performed very we l l  on t h i s  
program. Although the t'qta i s  somewhat l i m i t e d  because o f  small sample sizes, 
i t  appears t h a t  the d i g i t a l  TTL technology provides a very s tab le product i n  
epoxy encapsulated form. 
Conversely, the CMOS devices demonstrated marked i n s t a b i l i t y  i n  epoxy encap- 
sulated form, su f fe r ing  from extensive channeling when subjected t o  elevated 
temperature l i f e  tes t ing .  It could not be conclusively shown tha t  the epoxy 
encapsulant was o r  was not  responsible f o r  the channeling; however whatever 
the cause, the encapsulated CMOS devices appear t o  be much too unstable for  
r e l i a b l e  use i n  space appl icat ions and no fur ther  e f fo r t  should be spent on 
evaluation o f  CMOS par ts  f o r  space appl icat ions.  
The b ipo la r  l i n e a r  devices (gold meta l l ized)  d i d  no t  perform f lawless ly ,  
su f fe r ing  most dramat ica l ly  from apparent thermal runaway. Thus the l i n e a r  
devices cannot presently be recommended f o r  space appl icat ions bu t  need 
addi t ional  t es t i ng  t o  ascer ta in  t h e l r  t r u e  performance charac ter is t i cs .  
2.  The two major advantages o f  encapsulated mic roc i rcu i ts  - low cost and freedom 
from loose p a r t i c l e s  - appear t o  be read i l y  t ransferable t o  space technology 
applications, a t  l eas t  f o r  b ipo la r  TTL devices. 
i s  reduced t o  the lowest poss ib le  p robab i l i t y  o f  occurrence by the use o f  
encapsulated mic roc i rcu i ts .  The cost advantage o f  encapsulated m ic roc i r cu i t s  
shows po ten t i a l  f o r  r e a l i z a t i o n  i n  space appl icat ions wi thout  in t roducing 
contrad ic tory  excessive screening costs, since the program resu l t s  tended t o  
show tha t  three-temperature e l e c t r i c a l  measuremerit i s  the  more important screen 
o f  the many variolrs screens and environmental t es ts  used i n  the program. 
The loose p a r t i c l e  problem 
The fo l low ing  conclusions were derived concerning spec i f i c  aspects o f  the  program 
objectives. 
I ne f fec t i ve  Screens on Stress Tests 
The resu l t s  o f  the environmental s t ress tes t i ng  show tha t  three o f  the environments 
used had no e f f e c t  on device performance: 
low temperature operating l i f e .  It i s  f e l t  t ha t  these environments should no t  be 
considered fu r the r  i n  i nves t i ga t i on  of the i n t e g r i t y  of encapsulated m ic roc i r cu i t s  
o r  i n  the development of screening and q u a l i f i c a t i o n  tes ts  f o r  procurement o f  
encapsulated m ic roc i r cu i t s  f o r  space appl icat ions.  
v ibrat ion,  vacuum operating l i f e ,  and 
Thermal Cycling Stress Tests 
The temperature cycl ing environmental s t ress tes t i ng  caused fa i l u res  i n  encapsulated 
mic roc i rcu i ts  a t  a r a t e  t h a t  i r  no worse than has been h i s t o r i c a l l y  reported w i t h  
hermet ica l ly  sealed m ic roc i r cu i t s  t h a t  employ aluminum bond wires (see f i g u r e  2-7).  
As a resu l t ,  i t  can be concluded tha t  thermal cyc l ing s t ress tes ts  are of reduced 
importance i n  screening o r  qual i f y i n g  encapsulated m ic roc i r cu i t s  f o r  space appl i ca-  
t ions .  Periodic reassessment o f  the thermal cyc l ing  i n t e g r i t y  o f  p a r t i c u l a r  device 
types may be desirable as a precaution against possible new f a i l u r e  mechanisms 
introduced by new processinq improvements, but universal use of thermal cyc l  ing  
as a 100% screen seems t o  be undesirable. 
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High Temperature Stress Tests 
High temperature operat ing l i f e  t e s t s  were seen t o  be very e f f e c t i v e  i n  ident i f y ing  
f a i l u r e  mechanisms t h a t  might occur a t  usage temperatures. I n - p a r t i c u l a r ,  CMOS 
devices were found t o  be very susce t i b l e  t o  channeling, w i t h  h ish  temperature 
operating l i f e  (15OOC o r  even 175OC !Iseen as a valuable vehic le  f o r  i d e n t i f y i n g  
channel ing  trends. 
The stress corrosion cracking f a i l u r e s  observed i n  one manufacturer 's parts a1 so 
lends credence t o  the  d e s i r a b i l i t y  o f  1 7 5 O C  l i f e  tests :  
mechanism a t  175OC was very dramatic. While most manufacturers may be f ree  from 
t h i s  problem, the uncontrol led nature o f  encapsulated m i c r o c i r c u i t  procurement 
leaves an area o f  v u l n e r a b i l i t y  t o  improper processing t h a t  could cause stress 
corrosion cracking. 
A small number o f  " p l a s t i c  plague" gold-aluminum bond f a i l u r e s  wes observed a t  
the 175OC operating l i f e  increment, which means t h a t  the trends toward gold- 
aluminum bond degradation can be determined r e a d i l y  by such a t e s t .  
The rupture of the epoxy encapsulant under 1000 hour 2OO0C operating l i f e  indicates 
t h a t  175OC i s  an important upper l i m i t  on al lowable temperature f o r  extended stress 
test ing.  
the epoxy r a p i d l y  deter iorates.  
The r e s u l t s  o f  the program tend t o  ind ica te  t h a t  the most advantageous screenin 
t e s t  f o r  encapsulated m i c r o c i r c u i t s  i s  1 0 0 %  e l e c t r i c a l  measurement a t  -55OC, 25 C,  
and +125OC. 
shorts, bu lk  flaws, oxide shorts, and other d i e  r e l a t e d  f a i l u r e  mechanisms under 
the various condi t ions of h igh s t ress environmental test ing.  
performing the tr i - temperature (-55OC, 25OC, 125OC)  e l e c t r i c a l  measurement j u s t  
p r i o r  t o  the environmental stress t e s t s  el iminated a l l  o f  the po ten t ia l  d ie- f law 
f a i l u r e s .  
sizes, but the pre l iminary r e s u l t s  show t h i s  premise t o  have some v a l i d i t y .  
the accelerat ion of t h i s  
Beyond t h i s  temperature the Arrhenius re la t ionsh ip  does not  hold since 
8 
This conclusion i s  der ived from the almost complete absence o f  d i f f u s i o n  
It appears t h a t  
This t rend should be v e r i f i e d  by add i t iona l  t e s t i n g  on la rge  sample 
Recomnended Screening Procedure 
The recommended screening sequence f o r  s o l i d  encapsulated mic roc i rcu i ts  i s  t o  
perform tr i - temperature e l e c t r i c a l  measurements and then i f  urgent ly  indicated, 
perform 160 hour burn-in a t  125OC f o l  lcwed by t r i - temperature e l e c t r i c a l  measure- 
ment. S t a b i l i z a t i o n  bake, thermal cycl ing,  and centr i fuge should be avoided i n  
the in te res ts  o f  reduced cost and improved device l i f e  time, and burn- in i t s e l f  
could be el iminated. 
Recomnended Q u a l i f i c a t i o n  Procedure 
Qual i f i c a t i o n  t e s t s  recommended are high temperature operat ing 1 i f e  a t  175OC 
preceded and fol lowed by e l e c t r i c a l  measurement a t  a l l  three temperatures. 
Q u a l i f i c a t i o n  should be performed on each procurement l o t  t o  compensate f o r  the 
cont inual  and rap id  changes i n  processing techaologies t h a t  occur i n  commercial 
encapsulated mic roc i rcu i ts .  
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Constraints on Use o f  Encapsulated Mic roc i rcu i ts  
Al lowing f o r  the l i m i t e d  sample sizes used on t h i s  program and the large time 
increment between e l e c t r i c a l  measurements, the ind ica t ions  are t h a t  ' there are 
no const ra in ts  on the use o f  TTL-technology encapsulated m ic roc i r cu i t s  i n  space 
environments as long as there i s  assurance tha t  s t ress corros ion cracking i s  no t  
a problem. More s p e c i f i c a l l y  designed tes ts  should be performed on s t a t i s t i c a l l y  
s i g n i f i c a n t  sample sizes t o  v e r i f y  the  v a l i d i t y  of the 1 im i ted  s t a t i s t i c a l  evidence 
developed on t h i s  program. However f o r  CMOS and l i n e a r  devices ce r ta in  cons t ra in ts  
seem t o  apply. CMOS m ic roc i r cu i t s  should not  be used a t  a l l  because o f  po ten t i a l  
channe1;ng prcblems. 
j unc t i on  temperatures t o  avoid problems of thermal runaway. 
Linear devices must be operated we l l  w i t h i n  t h e i r  ra ted 
Advantages o f  Unique Processing o r  Packaging Technoloqies 
The two unique processes used f o r  devices tested on t h i s  program were a r e s i n  
j unc t i on  coat f o r  one CMOS p a r t  type and gold d i e  me ta l l i za t i on  on the l i n e a r  
p a r t  type. 
prevented deformation o f  the  bond wires due t o  i n j e c t i o n  molding forces. 
t h i s  deformation was no t  a problem tha t  caused confirmed f a i l u r e s  o f  any par ts .  
The gold d i e  m e t a l l i z a t i o n  d i d  no t  cause any problems. The number o f  gold-aluminum 
bond f a i l u r e s  i n  aluminum-die-metallized parts, was extremely small, and occurred 
p r imar i l y  a t  the 175OC st ress temperature t o  which the l i n e a r  par ts  were never 
exposed. Thus any s p e c i f i c  advantages of gold me ta l l i za t i on  could not be observed 
although t h e o r e t i c a l l y  there should be no problems o f  d i e  bonds i n  the gold-to-gold 
meta l lu rg ica l  system. 
The only  s l i g h t  advantage observed was t h a t  the r e s i n  j unc t i on  coat 
However, 
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3 .O TEST PROGRAM DESCRIPTION 
The evaluation of solid encapsulated microcircuits was performed by conduct ing the 
following tasks: the required tes t  parts were procured; construction analysis was 
performed on five devices of each of the seven p a r t  types; a l l  parts received were 
screened t o  JAN Level B requirements (MIL-STD-883A, Method 5004.2) ; environmental 
stress tests were performed on 325 parts  (survivors of screening) of each device 
type from each manufacturer; electrical measurement and data  analysis was performed 
to identify failures a t  each stress increment; and failure analysis was performed 
on electrical failures. A flow diagram of the program is shown i n  Figure 3-1. 
3.1 Parts Pocurement 
The TTL, CMOS, and Linear device types listed i n  Table 3-1 were procured i n  
quantities of 500 each. T h i s  quant i ty  was chosen t o  yield 325 parts after JAM 
Level B screening, plus five additional parts for construction analysis. The 
par ts  were procured from authorized distributor stocks with selection of the 
distribuLor based on lowest possible price. They were purely commercial grade 
parts and there was no knowledge of any prior screening tests performed by the 
manufacturers. 
Table 3-1: Parts Procared 
A 
A 
B 
C 
D 
E 
C 
E 
hown on t h  
Mfr. 
Designation Part  Type 
7400 
5400 
5400 
7400 
4007 
4007 
741 
Device Type 
TTL Quad 2 - I n p u t  Nand Gate 
TTL Quad 2-Input Nand Gate 
TTL Quad 2- Input  Nand Gate 
TTL Quad 2-Input  Nand Gate 
CMOS Dual Complementary 
Pair Plus Inverter 
CMOS Dual Complementary 
Pair Plus Inverter 
Operational Amplifier 
Temperature Range Date 
Specified by Mfr. Code 
0 t o  l O 0 O C  7410 
-55 to  125OC 7407 
-55 t o  1 2 5 O C  508/511 
0 to l O 0 O C  7425 
-40 to 85OC 444 
-40 t o  85OC 44 6 
-55 t o  1 2 5 O C  52 7 
chart not a l l  devices were designed to operate under the temperatures 
they were subjected t o  under the environmental stresses, as well as during electrical 
measurements. 
relaxed for  parts unable t o  meet them. 
As a result of this ,  some MIL-M38510 electrical requirements were 
3.2 
The construction analysis procedure applied t o  five parts from each manufacturer 
were a s  follows: 
(1) The parts were x-rayed in two planes in order t o  record (as well as could be 
accomplished w i t h  radiographic techniques) the relative position and dimensions 
o f  the leads and die. 
( 2 )  One part from each p a r t  type was sectioned longitudinally i n  order t o  record 
relative dimensions, obserde, and record plating thicknesses, and inspect 
the die attach technique. 
(3 )  Plastic was removed from die and lead frames of a l l  parts not sectioned. 
(See paragraph 3.6 for  techniques used.) 
( 4 )  The lead dress after stripping was recorded photographically and  compared t r r  
t h a t  o f  the x-ray images t o  assure t h a t  plastic removal techniques were not 
distorting lead dress. 
Construct i on Anal ys i s 
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Construction Analysis (Continued) 
All parts were inspected (as well as plastic removal techniques would allow) 
for compliance w i t h  MIL-STD-883 (Method 2M0.2) cri teria.  A typical  die 
from each group of parts was photographed. 
One sample from each group of parts was inspected w i t h  a Scanning Electron 
Microscope, recording typical window coverage, bond shapes, die attach, 
and metal thickness. 
A bond p u l l  t es t  was performed on each bond from the remaining samples 
no t ing  strength o f  p u l l  and locations of wire/bond separation. 
A sumnary was prepared recording s igni f icant  observations of the parts by 
different manufacturers. Th i s  includes a tabulation of encapsulant materials, 
materials used i n  the lead frames and p la t ings ,  internal lead wire materials, 
chi p metal 1 i t a t  ions, and die attach techniques , 
Construction analysis results may be found i n  Appendix A. 
3.3 I n i  t i a1 Screening 
All parts w i t h  the exception of the construction analysis samples were subjected 
to screening i n  accordance w i t h  MIL-STD-883 Method 5004.2 Level B (excluding 
internal visual inspection and seal tes t )  as shown i n  Figure 3-2. 
Stabilization Bake: Method 1008.1 Condition C (24 hours @ 15OoC) 
The parts were stored a t  15OoC 2 2OC for 24 hours i n  an oven. 
Temperature Cyclinp: Method 1010.1, Condition C (-65 to +15OoC); 10 cycles, 20 
minutes per cycl e. 
The parts were temperature cycled i n  a temperature chamber, automatically 
controlled t o  w i t h  2 3OC. The temperature was monitored w i t h  a recorder t o  
w i t h i n  2 l0C.  The parts were automatically transferred between the temperature 
cycler's two chambers. The separate chambers are independently charged w i t h  
forced a i r  heating ( h o t  chamber) and forced blown l i q u i d  nitrogen cooling (cold 
chamber ) . 
Constant AcceleratioE Method 2001.1, Condition E (30,000 g ,  1 m i n u t e ) .  
Constant acceleration stress was provided by a h i g h  speed centrifuge. The parts 
were oriented w i t h  their tops outward so as to apply the acceleration force i n  
the upward direction of the die relative t o  the lead frame. 
lnterim Electrical Parameters: MIL-M-38510, Group A,  Subgroup 1, o r  relaxed 
equivalent . 
The parts were measured a t  ambient room temperature w i t h  a computerized integrated 
c i r cu i t  tester, and using stored measurement parameters. 
and 3-5 fo r  parameters used.) For a complete discussion of electrical measurement 
techniques, see paragraph 3.5. 
(See Tables 3-3, 3-48, 
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3.3 I n i t i a l  Screening (Continued) 
Burn In :  
Burn i n  tes ts  were p e r f o r x d  w i t h  the  t e s t  devices mounted on spec ia l l y  designed 
and wired c i r c u i t  boards. 
the three device types. The boards were placed i n  the selected thermal environ- 
ment chambers. 
was appl ied gradual ly  lo design l i m i t s ,  and cur ren t  was monitored t o  assure t h a t  
proper power l eve l s  were establ ished for  each board. The chamber temperatures 
were ra ised t o  125OC a t  a r a t e  less  than 75OC/minute, and were constant ly  recorded. 
The i n i t i a l  e igh t  hours of l i f e  tes t i ng  was observed by a t e s t  technic ian a t  60 
minute in te rva ls ,  t o  insure t e s t  device safe power s tab i l i zac ion  and chamber 
temperature s t a b i l  i t a t i  on. 
Method 1015.1, 160 hours (min) @ 125%. 
Figure 3-3 shows the  c i r c u i t  conf igurat ion used f o r  
E l e c t r i c a l  voltage (and AC o s c i l l a t o r  s ignals  f o r  the  TTL devices) 
Fin a 1 E l  ec tr i ca 1 Measurements 
Wi th in  96 hours a f t e r  removal o f  the par ts  from burn i n  they were subjected t o  
e l e c t r i c a l  measurements (as described i n  paragraph 3.5) according t o  MIL-M-38510 
standards or  relaxed equivalents. E l e c t r i c a l  Parameters used are shown i n  Tables 
3-3 through 3-5. These e l e c t r i c a l  measurements were stored on magnetic tape and 
used as the  i n i t i a l  measurements (designated M1) w i th  which a l l  succeeding 
measurements were compared. 
t o  ensure t h a t  the  f a i l u r e s  were due t o  defects and no t  due t o  discrepancies 
between the MIL-spec parameter 1 i m i t s  and the comnercial p a r t  spec i f i ca t i on  
l i m i t s .  Data from par ts  which f a i l e d  a t  the  temperature extremes was analyzed 
t o  ensure t h a t  they were t r u l y  nonfunctional f a i l u r e s  and no t  j u s t  s l i g h t  
degradation o f  parameters as a r e s u l t  o f  t es t i ng  the par ts  outs ide t h e i r  design 
l i m i t .  The LTPD requirements o f  5005.1 and the PDA requirements appl ied t o  
subgroup 1, was no t  l ev ied  against the t e s t  sample, since i t  was not  the i n t e n t  
o f  t he  screening program t o  accept o r  r e j e c t  the l o t ,  bu t  ra the r  t o  e l im ina te  
the  devices unable t o  func t ion  a f te r  screening. The f a i l u r e s  t h a t  occurred 
during pre-burn-in and post-burn-in screening are shown i n  Table 3-2. 
Ex terna 1 V i  sua 1 
A1 1 surv iv ing  pa r t s  were subjected t o  v isua l  examination t o  ensure compliance 
w i th  the f a i l u r e  c r i t e r i a  l i s t e d  i n  paragraph 3.1 o f  Method 2009.1, MIL-STD-883A. 
Data from par ts  which f a i l e d  a t  25OC were analyzed 
F ina l  L o t  I d e n t i f i c a t i o n  
O f  t he  par ts  surv iv ing screening, 325 from each l o t  were i d e n t i f i e d  as having 
"passed" (a1 lowing f o r  s l i g h t  deviat ions as mentioned under "Final E l e c t r i c a l  
Measurement"), and were d iv ided up i n t o  the necessary l o t s  f o r  subcequent 
envi ronmentdl s t ress t e s t i n g  . 
3.4 Environmental Stress Testing 
Each manufacturer's par ts  were subjected t o  the s t ress tes t i ng  program depicted 
i n  Figure 3-4. E l e c t r i c a l  measurements per appl icable M38510 siash sheets o r  
relaxed equivalents were performed a f t e r  each s t ress increment (see paragraph 
3.5 for  e l e c t r i c a l  measurement techniques). 
f o r  some p a r t  types when over 50% o f  the devices i n  those groups were i den t i f i ed  
a s  f a i l u r e s .  
Series of t e s t s  were terminated 
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TEMPERATURE CYCL I N G  
METHOD 1010, CONDITION C 
-65OC TO 150OC, 10 CYCLES, 20 MIN/C’ iSLE 
495 PARTS OF EACH TYPE 
CONSTANT ACCELERATION (CENTRIFUGE) 
30,000 g FOR 1 MINUTE 
METHOD 2001, CONDITION E, Y 1  ORIENTATION 
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~ 
F IGURE 3-2. I N I T I A L  SCREENINC PER M I L - S f D - 8 8 3  
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+3v 
-2OV 
GND 
+20v 
GWO 
54/ 7400 
+5v 
lOOKHt  
3v mx 
GND 50% Duty 
C = 0.05uF - = r i m  
Cycle 
FIGURE 3-3: BURN I N  AND OPERATING LIFC c 
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TABLE 3-3. ELECTRICAL TEST PARAlETERS FOR 54/7400 EVICES 
AT 25OC, 125%. and -55OC PER HIL-FI-38510/001-04 
TEST TEST PARASTER 
NO. 
CONDITIONS LIMITS 
1 
2 
3 
4 
5 
6 
7 
10 
11 
12 
13 
14 
15 
16 
17 
20 
21 
22 
23 
24 
25 
26 
27 
30 
31 
32 
33 
34 
35 
36 
37 
40 
41 
42 
43 
44 
45 
46 
47 
50 
51 
52 
53 
54 
55 
56 
57 
vcc = 4.5v 
vcc = 4.5v 
Variable Vcc. 4.25V t o  9.OV 
Variable Vcc, 2.5V t o  9.OV 
Hin. Input high, Vin = 2.4V 
Hax. Input law, Vin = 0.8V 
Min. Gain (Vm - V ~ ) / ( V I "  - vIL) 
Min. Noise Iarrunity VIH meas) - VIL('WX) 
Hin. b i s e  Immunity VIL t meas) - VIH(min) 
Vcc = 4.5V. Vin(A.B) = 2.OV 
Vcc = 4.5V, Vin(A,B) = 2-OV 
Vcc = 4.W. Vin(A,B) = 2.0V 
Vcc = 4.5V. Vin(A,B) = 2.0V 
Vcc = 4.5V. Vin A,B @ 0.8V, 2.4V 
Vcc = 4,5V, Vin t l  A,B @ 2.4V, 0.8V 
Vcc = 4.5V, Vin(A,B) @ 0.8V, 2.4V 
Vcc = 4.5V. Vin(A.8) @ 2,4V, 0.8V 
Vcc = 4 3 ,  Vin(A,B) @ 0.8V, 2.4V 
Vcc = 4.5V, Vin(A,B) @ 2.4V. 0.8V 
Vcc = 4.5V, Vin(A,B) @ 0.8V, 2.4V 
Vcc = 4.5V. Vin(A,Bj @ 2.4V, 0.8V 
k c  7 5 .%,  vin[A,trj = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.SV, Vin(A,B) = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.5V, Vin(A,B) = OV 
Vcc = 5.5V, Vin = 2.4V 
vcc = 5.5V, Vin = 5.5V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V. Vin = 0.4V 
Vcc = 5.SV. Vin = 7.4Y 
Vcc = 5.SV, Vin = 5.5V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V, Vin = 0 . N  
Vcc = 5.5V, Vin = 2.4V 
Vcc = 5.SV, Vin = 5.5V 
Vcc = 5.SV, Vin = 0.4V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.SV, Vin = 2.4V 
Vcc = 5.W. Vin = 5.5V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V, Vin = 2.4V 
Vcc = 5.5V, Yin = 5.5V 
0.4V max 
0.4V max 
0.4V raax 
0.4V max 
2.4V s i n  
2.4V rnin 
2.4V a i n  
2.4V win 
2.4V min 
2.4V min 
2.4V min 
2.4V rain 
2(kd rnin 
55ad I M X  
20116 min 
5- m x  
2ond min 
55Rd max 
2(hA rnin 
5- max 
40uA mx 
loouA max 
0 . 7 d  min 
1.w m x  
4ouA max 
loouA max 
0 . 7 d  min 
1.M max 
40uA max 
lOOuA max 
0.7mA min 
1.M max 
40uA max 
lOOuA max 
0.7mA min 
1.6mA max 
40uA max 
lOOuA max 
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TABLE 3-3. (Continued) 
TEST TEST P A W T E R  
No. 
CONDITIONS LIMITS 
60 
61 
62 
63 
64 
65 
66 
67 
70 
71 
72 
73 
74 
75 
76 
77 
100 
101 
102 
103 
104 
105 
106 
107 
'Jcc = 5.5V, Vin - 0.4V 
Vcc = 5.5V, Vin f 5.4V 
Vcc = 5.W, Vin = 2.4V 
Vcc = 5.5V, Vin = 5.5V 
Vcc = 5.5V, Vin 0.4V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V, Vin = 2.4V 
Vcc = 5.5V, Vin J 5.5V 
Wcc = 5.W. Vin = 0.4V 
Wcc = 5.5V, Vin = 0.4V 
Vcc = 5 9 ,  Vin = 2.4V 
Vcc = 5.W, Vin = 5.5V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 5.5V, Vin = 0.4V 
Vcc = 4 3 ,  1in = -1- 
Vcc = 4.5V, I i n  = -1- 
Vcc = 4.5W, I i n  = -1- 
Vcc = 4.W, t in = -12sd 
Vcc = 4.5V, I in  = -1- 
Vcc = 4 9 ,  I i n  = -1M 
Vcc = 4.5V, I i n  = -12114 
Vcc = 4.5V, Iin = -1M 
Vcc = 5.W. Vin = 5.5V 
Vcc = 5.5V, Vin = OV 
0.7d min 
1.w max 
40uB max 
lOOuA max 
0.7d rnin 
1.w max 
40uA max 
loouA mx 
0 . 7 4  min 
1.w mx 
4ouA llwx 
lWuA max 
0.7114 rnin 
1.6d max 
-1.W max 
-1.W max 
-1.W max 
-1.5v max 
-1.5V MX 
-1.5v max 
-1.5V IMX 
-1.5V MX 
YOmA max 
**6.6mA max 
* 
* 1938510/001 Limit  = 1.65mA mx. 
Mfr. 0 - 22d max, M38510/001 Limit  = SmA max. 
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TABLE 3-4a. ELECTRICAL TEST PARAMETERS FOR CMOS 4007 DEVICES 
PER MIL-M-38510/53-01 AT 25OC 
TEST 
NO. TEST PARAKTER - 
1 
2 
3 
4 
5 
6 
7 
10 
11 
12 
13 
14 
15 
24 
25 
26 
35 
36 
37 
46 
47 
50 
57 
60 
61 
70 
7 1  
72 
10 1 
102 
10 3 
112 
113 
114 
12 3 
127 
Functional Tests 
Functional Tests 
V I C  
V I C  +(2A) 
V I C  + (3N 
V I C  
V I C  -(2A) 
V I C  -(3A) 
Iss 
Iss  
VOH I 
'OH 1 
'OH 1 
VOH2 
VOH2 
VOH3 
VOH 3 
'OH 3 
'OH4 
VOH4 
VOH2 
voH4 
VOL 1 
voLl 
VOL 1 
voL2 
VOL2 
VOL2 
'OL3 
'OL 3 
'OL3 
"OL4 
'OL4 
'OL4 
I I H l  
I I L l  
LIMITS 
1.5V max 
1.5V max 
1.5V max 
-6V max 
-6Q IMX 
-6V m x  
*2uA max 
*2uA max 
2.5V min 
2.5V min 
2.5V min 
4.5V min 
4.5V min 
4.5V min 
4.95V min 
4.95V min 
4.95V mi r .  
11.2SV min 
11.25V min 
11.25V rnin 
0.4V max 
0.4V max 
0.4V max 
0.5V max 
0.5V MX 
0.5V max 
50mV max 
5omv max 
5OmV max 
1.25V max 
1.25V max 
1.25V max 
3nA max 
-3nA m x  
* 
** Mfr. C Devices - IoH2 = -0.15mA. 
M38510/53 L im i t  = 50nA m a x .  
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TABLE 3-4b- ELECTRICAL TEST PARAMETERS FOR CMOS 4007 DEVICES 
PER MIL-M-38510/53-01 AT -55OC 
TEST 
NO. TEST PARAMETER CONDITIONS 
1 
2 
11 
12 
21 
22 
23 
32 
33 
34 
43 
44 
45 
54 
55 
56 
65 
66 
67 
76 
77 
100 
137 
110 
111 
120 
12 1 
122 
Funcl 
Func 1 
I ss  
Iss 
VOH 1 
'OH 1 
VOH 1 
VOH2 
'OH2 
'OH3 
'OH3 
'OH4 
'OH4 
voH2 
vm3 
voH4 
VOL 1 
voL 1 
VOL 1 
VOL2 
VOL2 
VOL2 
vOL 3 
vOL3 
vOL 3 
v0L4 
v0L4 
'OL4 
LIMITS 
%A max 
*2uA max 
2.5V min 
2.5V min 
2.5V rriin 
A.5Y min 
J.5V min 
4.5V min 
4.95V n;n 
4.95V min 
4.95V min 
11.25V min 
11.25V min 
11.25V min 
0.4V max 
0.4V max 
0.4Y max 
3.5v max 
0.5V max 
0.5V max 
50mV rnax 
50mV max 
50mV max 
1.25V max 
1.25V m x  
1.25V max 
* M38510/053 L im i t  = 50nA max. 
** M38510/053 IOH2 = -0.95mA. 
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TABLE 3-4c. ELECTRICAL TEST PARAMETERS FOR CMOS 4007 DEVICES 
PER MIL-M-38510/53-01 AT 125OC 
TEST 
NO. TEST PARAMETERS 
1 
2 
11 
12 
16 
17 
20 
27 
30 
31 
40 
41 
42 
51 
52 
53 
62 
63 
64 
73 
74 
75 
104 
105 
106 
115 
116 
117 
121 
125 
126 
130 
131 
132 
Func t 
Funct 
Iss  
I S S  
VOH 1 
'OH1 
VOH 1 
'OH2 
VOH2 
'OH2 
'OH 3 
'OH3 
'OH 3 
VOH4 
VOH4 
'OH4 
1 
VOL 1 
VOL 1 
v0L2 
voL2 
voL2 
VOL3 
'OL 3 
'OL3 
"OL4 
'OL4 
'OL4 
IIH2 
I IH2 
I IH2 
11L2 
I IL2  
1 IL2 
Tests 
Tests 
LIMITS 
*2uA max 
9 u A  max 
2.5V min 
2.5V min 
2.5V min 
4.5V min 
4.5V min 
4.5V min 
4.95V min 
4.95V min 
4.95V rnin 
11.25V rnin 
11.25V rnin 
11.25V rnin 
0.5V max 
0.5V max 
0.5V max 
0.5V max 
0.5V max 
0.5V max 
50mV max 
50mV max 
50mV max 
1.25V MX 
1.25V max 
1.25V max 
45nA max 
45nA max 
45nA max 
-45nA max 
-45nA max 
-45nA max 
* M38510/53 L i m i t  - 50nA max. 
** M f r .  C Devices - 1OH2 = -0.15mA. 
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TEST 
NO. 
1 
2 
3 
4 
5 
6 
7 
10 
11 
12 
13 
14 
15 
16 
TABLE 3-5. ELECTRICAL TEST PARAMETERS FOR LINEAR 741 DEVICES 
AT 250C, 125oC, and -55OC 
TEST PARAMETER 
Gain 
Gain 
vos 
Io, 
:RRR - PSRR 
CMRR 
CMVR 
- V o u t  Swing 
+Vout Swing 
I cc 
Pd 
AVOL 
CONDITIONS (V+ = + 15V) 
Closed Loop, Vo = -1OV 
Closed Loop, Vo = +1OV 
Disturb Vcc+ 
Disturb Vcc- 
V = +15V 
V = r15V 
Openloop 
LIMITS* 
- lov 5 1v 
+1ov + 1v 
- +7.5mV max 
- +luA max 
- +800nA max 
77db 
77db 
70db 
7.5mV max 
- l O V  min 
+1OV min 
14,925 min 
3.6mA min 
43mw max 
* NOTE: Test l i m i t s  are modified commercial 741 l i m i t s .  
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3.4 Environmental Stress Testing (Continued) 
Thermal Shock: Method 1011.1, Condit ion C: -65OC t o  +150oC, l i q u i d  t o  l i q u i d ,  
15 cycles. 
Thermdl shock tests  werg performed i n  a Boeing apparatus consist ing of two l i q u i d  
baths maintained a t  150 C (FC 48) and -65OC (FC 78). The par ts  were placed i n  a 
wi re basket which was manually t ransferred from one bath t o  the other  w i t h i n  10 
seconds and held i n  the baths f o r  a minimum o f  5 minutes. The ho t  temperature 
was con t ro l l ed  t o  w i t h i n  +5, -O°C, and the cold temperature t o  w i t h i n  +O, -5%. 
Moisture Resistance: Method 1004.1, 98% Relat ive Humidity, 10 continuous cycles, 
24 Hours/cycle, temperature cycled 25OC t o  65OC. 
The moisture resistance tes ts  were performed i n  a cam programmable humidity 
cabinet. The cabinet was programmed t o  provide the temperature/humidi t y  p r o f i l e  
shown i n  Figure 1004-1 o f  MIL-STD-883A. 
Low Temperature Operating L i f e  Tests: +5OC or -55OC. 
The par ts  were inser ted i n  burn i n  boards and i n s t a l l e d  and operated i n  tempera- 
tu re  contro l led chambers as described under Paragraph 3.3 "Burn in", except the 
temperatures were e i t h e r  +5oC ( f o r  240, 760, o r  1,000 hours) o r  -55OC ( f o r  240, 
or 760 hours) 
High Temperature Operating L i f e :  
The par ts  were i n s t a l l e d  as above, the temperature chamber was adjusted t o  e i t h e r  
125, 150, 175, o r  200°C, and were operated f o r  1,000 hours. 
125, 150, 175, o r  2OOOC f o r  1000 hours. 
Temperature Cycling: 
t o  15OUC), o r  Condition D (-65 t o  2COOC) f o r  e i t h e r  1000 o r  2000 cycles. 
Method 1010, Condition B (-55 t o  125OC), Condition C (-65 
These tests  were performed as described e a r l i e r  under paragraph 3.3, except t h a t  
because o f  the 1 arge numbers o f  cycles requ i r i ng  unattended operation, addi t ional  
precautions were taken. The recorder was observed by a t e s t  engineer f o r  s i x  
cycles and the cyc le r  f i n e  tuned t o  w i t h i n  i°C and 3 minutes. The temperature 
cyc le r  was then monitored f o r  the f i r s t  8 hours t o  ensure cycle r e p e a t a b i l i t y  and 
monitored once per working day thereaf ter .  
Vibrat ion, Variable Frequency: Method 2007, Condition A (ZOg), B (50g), o r  C 
(m3) * 
The var iab le frequency v ib ra t i on  t e s t  was accomplished by cast ing the leads of the 
par ts  i n  plates o f  Rigidax, a l ow  temperature remeltable p o t t i n g  compound, and 
mounting the plates i n  a three sided cube f i x t u r e .  The f i x t u r e  was bo l ted  t o  a 
v ib ra t i on  system and swept from 20 Hz to  2,000 Hz and back t o  20 Hz i n  no t  less 
than 4 minutes, w i t h  a t o t a l  o f  f du r  sweeps i n  each d i r e c t i o n  (x,  y, z ) .  The 
appropriate force was establ ished by monitoring an accelerometer attached t o  
the v ib ra t i on  system. 
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3.4 Environmental Stress Testing (Continued) 
Reduced Barometric Pressure: Method 1001, Condition F (1.09mmHg) o r  Condition G 
- (2 .41O'%nHg),  48 or 240 hours. 
The devices were mounted i n  sockets on boards (see Figure 3-3 for circuits used) 
connected t o  monitor circuitry capable of detecting arc-over or corona currents 
from DC t o  30 mHz. They were then placed i n  a di  fusion pump system and exposed 
to .;8 or 240 hours of either 1.09 mnHg or 2 . 4 ~ 1 0 ~ ~  mmtlg. 
3.5 Electrical Testing and Data Processing Techniques 
Electrical measurements and data manipulations were performed u s i n g  a Teradyne 
5-283 computerized integrated circuit test system. MIL-M-38510 test  programs 
(or modified equivalents) were assembled for each type of device and stored on 
magnetic tape. 
CMOS, and Linear devices. When starting electrical testing, the appropriate 
test  program was stored i n  computer memory. The device under test  was placed 
i n  the test  socket and stabilized a t  either 250C, 125OC, or -55OC. Room 
temperature was used t o  accomplish 25OC testing. For testing a t  the temperature 
extremes (-55OC and 125O) a Thermostream System was used. The Thermostream tube 
was placed over the part and tes t  socket, the desired temperature was selected, 
and electrical testing was initiated 30 seconds after temperature stabilization. 
The tes t  system, using the stored test  parameters, automatically tested the p a r t ,  
and stored the electrical measurements on magnetic tape, Parts which failed 
electrical testing were retested t o  confirm failure. Parts which failed catas- 
trophically were removed from testing, and representative samples were subjected 
to failure analysis (see paragraph 3-6 for failure analysis procedures). Parts 
which failed only marginally were returned to testing. Data processing was 
accomplished by using the i n i t i a l  measurements (MI-stored during i n i t i a l  
scrtening) , the final electrical measurements , and computer processing cspa- 
bi l i t ies  t o  generate several types of output. Figure 3-5 is an example $f the 
electrical measurement ou tpu t  for one Mfr, 0 device. Figure 3-6 is  an o u t p u t  
f o r  or?e parameter of a group of Mfr. D devices showing the spread of parameter 
"slues for the group. Figure 3-7 is an output for the same group of Mfr. 
?vi;es showing the d c l t a  value spread for the same parawter. These types of 
mtputs were used to .nonitor any significant effects of the environmental stress 
testing program on various electrical parameters of the plastic encapsulated 
devices. 
Tables 3-2, 3-3, and 3-4 list tes t  parameters used for the TTL, 
D 
3.6 
Parts which were determined t o  be catastrophic failures during electrical testing, 
or representative samples of such parts, were subjected to failure analysis. The 
basic steps followed prior t o  dissection of the parts were as follows: 
1. 
Fai 1 ure Analysis Procedures 
The environment history o f  the parts were studied t o  enable understanding 
o f  the v3rious possible causes of failure. 
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6; 1 t25C&+-$ 
1 08 MX 1 7400 M4 0T#201025 C -26-7 
3 9.00 v 4 3.89 v 5 1.51 V 
3 9.00 v 4 3.90 V 5 1.50 V 
3 .oo v 4 .01 v 5 - .01 v 
3 .o I 4 .o % 5 -  . O %  
7 6.66 V 10 .89 V 11 .81 V 
7 6.65 V 10 .90 v 11 .80 v 
7 .oo v 10 .01 v 11 - .01 v 
7 .o % 10 1.0 % 11 - 1.0 % 
13 .220 V 14 .221 v 15 .732 V 
13 .217 V 14 .220 v 15 .223 V 
13 - .003 V 14 - .001 V 15 - .002 V 
13 - 1.0 V 14 - .O % 15 - .O % 
17 2.61 V 20 2.64 V 21 2.65 V 
17 2.73 V 20 2.69 V 21 2.69 V 
17 .12 v 20 .05 V 21 .04 V 
17 4.0 % 20 1.0 % 21 1.0 % 
12 .227 V 
12 .226 V 
12 - .001 v 
12 - .o % 
16 2.62 V 
16 2.71 V 
16 .09 v 
16 3.3 % 
22 2.66 V 
22 2.65 V 
22 - .a1 v 
22 - .o % 
A - Device Serial Number 
B - Date 
C - E lec t r i ca l  Measurement Number 
0 - Lo t  Number showing the group (201) and the temperature the device was 
measured a t  (25OC) 
E - Test Parameter Number 
F - I n i t i a l  Measurement Value (M1 Value) 
G - Final Measurement Value (M4 Value) 
H - Delta Value (Final Value - I n i t i a l  Value) 
I - Percentage Change o f  Measured Value 
Figure 3-5. E lec t r i ca l  Measurement Output For One Manufacturer 0 
TTL Device 
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TEST NO. 43 
CELL WIDTH 
# OF UNITS 
10.0% PT. 
15.9% PT. 
MEDIAN 
84.1% PT. 
90.0% PT. 
MEAN 
SIGMA 
VALUE 
1.6 UA 
2.6 UA 
2.8 UA 
3.4 UA 
3.6 UA 
4.4 UA 
4.6 UA 
5.0 UA 
5.2 UA 
5.4 UA 
6.0 UA 
6.2 UA 
6.4 UA 
7.0 UA 
7.2 ‘JA 
8.4 i lA  
10.4 UA 
10.6 IIA 
11.6 UA 
12.0 UA 
13.6 UA 
24 4 VA 
lb.2 !IA 
17.2 ‘IA 
1 7 , t iJA 
18.4 UA 
19.2 UA 
22.0 UA 
22.2 UA 
7400 M4 LOTb201025 C 5-26-76 
.2 UA 
49 d-,Number of Devices i n  Group 
2.8 UA 
3.2 UA 
6.1 UA 
16.4 UA 
17.3 UA 
8.60 UA 
6.00 UA 
CUM. % 
4.08% 
8.16% 
10.20% 
18.37% 
20.41% 
28.57% 
36.73% 
38.78% 
42.86% 
46.94% 
48.98% 
53.06% 
59.18% 
61.22% 
63.27% 
65.31% 
67.35% 
? I  .43x 
i t .  47% 
77 * 55% 
79.55;” 
83.67% 
85.71% 
89.83% ;’ .84% 
95.92% 
100.00% 
:5.51% 
93. a8x 
CELL % 
4.08% 
4.08% 
2.04% 
8.16% 
2.04% 
’3.16% 
8.16% 
2.04% 
4.08% 
4.08% 
2.04% 
4.08% 
6.12% 
2.04% 
2.04% 
2.04% 
2.04% 
4.08% 
2.04% 
2.04% 
2.04% 
2.04% 
4.08% 
2.04% 
4.08% 
2.04% 
2.04% 
2.04% 
4.08% 
CELL # 
Number o f  Devices i n  
-Group With 1 1 ~ 2  (18) 
Values i n  0.2uA Cell 
Ending With 1.6uA 
2 
1 
4 
1 
4 
4 
1 
2 
2 
1 
2 
3 
1 
1 
1 
1 
2 
1 
1 
1 
1 
2 
1 
2 
1 
1 
1 
2 
Figure 3-6. Parameter Spread Output For a Group of 
Manufacturer D TTL Devices 
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TEST NO. 43 D 7400 M4 LOT#201025 C 5-26-76 
CELL WIDTH 
# OF UNITS 
10.0% PT. - 
15.9% PT. 
MEDIAN 
84.1% PT. 
90.0% PT. 
MEAN 
S I GMA 
VALUE 
- .9 UA - . 2  UA 
O A  
.1 UA 
. 2  UA 
.3 UA 
.5 UA 
.6 UA 
.7 UA 
.1 iJA 
49 
.1 UA 
O A  
.1 UA 
.5 UA 
.5 UA 
200. NA 
300. NA 
CUM. % 
2.04% 
4.08% 
i8.378 
53.06% 
61.22% 
75.51% 
85.71% 
97.96% 
100.00% 
CELL X 
2.04% 
2.04% 
14.29% 
34.69% 
8.16% 
14.292 
10.2cir; 
12.24% 
2.04% 
LELL # 
Number o f  Devices i n  
1 <-. Group With Delta Values 
1 i n  O.1uA Cel l  Ending 
7 ‘rlith -0.9uA 
17 
4 
7 
5 
6 
1 
Figure 3-7. Parameter Delta Spread Output For a Group o f  Manufacturer D 
TTL Devices 
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2.  
3. 
4. 
The parts were e l e c t r i c a l l y  tested t o  v e r i f y  the fa i l u re .  This involved 
e i the r  bench test ing o r  automatic test ing o f  the parts, soaetirnes requir ing 
environments conipamble t o  those a t  which they fai led,  checking a l l  s ign i -  
f i can t  parameters t o  ensure resul ts s im i la r  to  o r i g ina l  t e s t  fai lures;. 
Following confinnation of failures, careful p i n  to  p i n  curve tracer masure- 
ments were made t o  loca l ize o r  characterize the f a u l t s  as well as possible. 
Thorough exter ior  examinations, aided by microscopes, were condu-Led t o  
preclude the p o s s i b i l i t y  o f  external fau l ts  causing fa i lu re .  
When channeli- was suspected (as a product c f  the e l e c t r i c a l  characteri- 
zation), the technique applied was high temperature storage o f  varying times 
and temperatures (up t o  22 hours 8 1750C. and up t o  300 hours a t  150%). 
followed by e l e c t r i c a l  test ing. 
temperature storage, channeling was inferred as the cause o f  f a i l u re .  
If sel f  repai r  was evident fo l lowing high 
Dissection Techniques : 
The dissection technique most frequently employed involved using emory paper 
sanding drums (" inch diaraeter) t o  gr ind away an area d i r e c t l y  above the d i e  
to  a depth such tha t  the leads were not dfsturbed. A frame was soldered t o  
the external leads to provide a s o l i d  holder and the e n t i r e  assembly was 
dipped for about 30 seconds in  hot n i t r i c  acid (a 90% solut ion).  For res in  
coated dice a 5-second exposure t o  n i t r i c  acid and a 30-second exposure t o  
hot s u l f u r i c  acid was used. The acid removed the epoxy evenly a t  a1 1 points, 
but exposed the d ie  before t o t a l l y  exposing the lead frame. For both n i t r i c  
and s u l f w i c  acids, only acetone was employed as a rinse, since water would 
have caused excessive metal 1 i r a t i o n  damage. Another dissection technique 
infrequently employed was t o  use an acid res is tant  cement t o  coat the leads 
and package (except d i r e c t l y  3bove the d ie)  p r i o r  t o  acid exposure. Although 
these techniques worked wel l  t o  expose the d ie  and leads, en t i re  removal o f  
epoxy without damaging the d ie  o r  lead frame was sanetimes d i f f i c u l t  i f  not 
impossible. This was par t i cu la r l y  t rue o f  devices which f o r  various reasons 
had shorted junctions or  burned metal l izat ions. I n  most cases though, epoxy 
removal was s u f f i c i e n t  t o  enablo i den t i f i ca t i on  o f  f a i l u r e  causes. 
Following dissection of the parts, autopsy e f f o r t s  proceeded using standard 
techniques such as v isual  :nsw?-Lion, micro-manipulator probing, and SEM 
examinations. Bond pul l ing,  d ie  shearing, metal lurgical sectioning, and other 
destructive tests were performed as needed t o  provide supplemental information. 
Fai lure causes were i d e n t i f i e d  and documented, and succeeding fa i lures were 
analyzed t o  the point  required t o  provide a high degree o f  confidence that  
the same f a i l u r e  cause as previously documented was repeated. 
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4.0 TEST RESULTS AND DISCUSSIO# 
4.1 Sumnary of Results 
Figures 4-1 through 4-7 sumarize the v a l i d  fa i lures tha t  occurred as a r e s u l t  
o f  the e n v i r o m t a l  stress test ing.  The v a l i d  fa i lu res  tha t  occurred were 
found t o  be due t o  several predaminant causes: 
o channeling o f  CHOS devices due t o  operating l i f e  t e s t  a t  
elevated temperatures 
o broken lead wires due t o  extremely severe temperature cycl ing 
o Gold-aluminum intermetal 1 i cs  a t  the ball-bond-to-aluminum 
interface due t o  operating l i f e  t e s t  a t  elevated temperatures 
o Gross deformation and swell ing of the p l a s t i c  encapsulant due 
t o  l i f e  t e s t  a t  2OOOC. 
o Stress Corrosion Cracking 
Other isolated f a i l u r e  mechanisms were observed i n  small quant i t ies f o r  spec i f ic  
cases. These probably represent normal freak f a i l u r e  mechanisms present i n  any 
group of bas ica l ly  cheap comnercial parts. 
4.2 Stress Tests That Resulted i n  No Val id Fai lures 
As seen by Figures 4-3, 4-4, and 4-5, three o f  the environmental stress groups 
(203, 204, 205) resul ted i n  no v a l i d  f a i l u r e s  a t  a l l .  There were a number o f  
device fa i lu res  due to  operating-1 ife-test-board/socket malfunctions. These 
fa i lu res  are not considered v a l i d  but are c lass i f ied  as abuse fa i lures.  Thus 
i t  can be concluded that  the three environments represented by these groups 
(203: vibrat ion; 204: Vacuum Operating Li fe;  205: Low Temperature Operating 
L i f e )  are t o t a l l y  ine f fec t i ve  i n  generating f a i l u r e  data f o r  TIL, CMOS, o r  
gold 1 inear encapsulated microcircui ts.  As a fur ther  conclusion, these tests  
or  environments would be ine f fec t i ve  as q u a l i f i c a t i o n  tests o r  acceptance 
screen tests, even f o r  parts t o  be used i n  a low temperature, high vacuum space 
environment . 
4.3 Stress Tests tha t  Caused Failures 
Four out o f  the seven environmental t e s t  groups (201, 202, 206, 207) experienced 
fa i lu res  that  are considered v a l i d  fa i lures,  although the f a i l u r e  mode i s  not 
a t t r ibu tab le  t o  the par t i cu la r  stress i n  a l l  cases. A discussion w i l l  be made 
o f  the resul ts  from each o f  the four groups, followed by an overa l l  sumnary o f  
the interrelat ionships.  
4.3.1 Group 201 Test Results 
This group received the f o l  lowing environmental stresses 
15 cycles o f  Thermal Shock from -65OC'to +15OoC 
M2 
Moisture Resistance: 
M3 
1000 hour Operating L i f e  a t  +5OC 
M4 
10 days per MIL-STD-883 
. .  
1000 hour Operating L i f e  a t  +125OC 
M5 
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4.3.1 Group 201 Test Results (Continued) 
The fa i lu res  t h a t  resul ted are shown i n  Figure 4-1. 
Only one TTL (b ipo la r )  p a r t  f a i l ed  i n  t h i s  tes t .  The f a i l u r e  mechanism 
was a l i f t e d  o r  open b a l l  bond caused by gold-aluminum in te rme ta l l i c  
growth (plague). 
shock and moisture resistance are no t  thought to  be the cause. Instead 
t h i s  i s  f e l t  t o  be a freak fa i l u re ,  a p a r t  which f a i l e d  f o r  causes t o t a l l y  
unrelated t o  the environment. Plague f a i l u r e s  general ly occur as a r e s u l t  
of exposure t o  high temperature fo r  extended periods o f  time. The t o t a l  
h igh temperature exposure of t h i s  p a r t  was no t  enough t o  cause plague i n  
a we l l  made pa r t .  However i n  a given l o t  o f  comnercial grade h igh volume 
parts,  a cer ta in  populat ion of poor ly made par ts  can be expected, and 
t h i s  f a i l u r e  can be a t t r i b u t e d  t o  such a f reak populat ion occurrence. 
For the CMOS par ts ,  two predominant f a i l u r e  causes were noted. A f t e r  the 
moisture resistance environment, three M f r .  E and one M f r .  C par ts  
were found t o  have f a i l e d .  These par ts  were retested t o  v e r i f y  the 
fa i lu res ,  and then were baked f o r  96 hours a t  f i r s t  150OC and then 1 7 5 O C .  
Two o f  the three M f r .  A par ts  recovered a f t e r  96 hours a t  150OC, and 
the t h i r d  recovered a f t e r  96 addi t ional  hours a t  175OC. The conclusion 
drawn i s  tha t  water absorbed by the encapsulant and in t rud ing  onto the 
chip surface caused s u f f i c i e n t  leakage current  t o  d is rup t  c i r c u i t  operation, 
and t h a t  bakeout removed the water and restored proper operation. For the 
one M f r .  
1750C, so the p a r t  was dissected. 
disrupt ion:  open c i r c u i t s  caused by apparent e l e c t r i c a l  abuse (See Figure 
4-9). 
the abusive currents could have only been provided during e l e c t r i c a l  
measurement. 
dest ruct ive leve ls  , hence i t  i s  postulated t h a t  absorption of moisture 
by the device permit ted excessive currents t o  f low during tes t i ng  performed 
p r i o r  t o  bake out. 
The other predominant CMOS f a i l u r e  mechanism observed was channeling of the 
n-channel FETS a f t e r  the f i n a l  environmental s t ress o f  1000 hour operat ing l i f e  
a t  125OC. S ix  M f r .  E and 24 M f r .  C par ts  shcwed t h i s  f a i l u r e  mechanism, 
which was found t o  be a common one f o r  CMOS under elevate? temperature 
operating l i f e .  
Channeling f a i l u r e s  occurred i n  3 areas o f  the CMOS devices: 
p ro tec t ion  diodes, 2 )  p-channel FETS, and 3)  n-channel FETS. 
shows the recovery o f  a channeled input  gate p ro tec t ion  diode network as a 
r e s u l t  o f  baking the p a r t  a t  150OC f o r  various periods o f  time: 15 hours, 
30 hours and 100 hours. Figure 4-11 shows the p a r t i a l  recovery of an n- 
channel FET a f t e r  bake a t  150oC f o r  30 hours. 
recovery o f  a p-channel FET a f t e r  bake a t  150OC f o r  30 hours. This ser ies 
o f  p ic tures (Figures 4-10, -11, -12) were a l l  recorded on a s ing le  pa r t ,  
M f r .  E s e r i a l  number 2103. 
See Figure 4-8. However the p r i o r  environments o f  thermal 
C part ,  no recovery was observed even a f t e r  96 hours bake a t  
The resu l ts  showed massive c i r c u i t  
Since the p a r t  had no t  been subjected t o  any operating l i f e  t e s t ,  
The t e s t e r  currents are normally s e l f  l i m i t e d  t o  non- 
1) input  gate 
Figure 4-10 
Figure 4-12 shows the 
A more complete example o f  n-channel recovery i s  shown i n  Figure 4-13,, which 
shows the improvement i n  d ra in  t o  source leakage current  a f t e r  f i r s t  100 
hours and then 300 hours bake a t  15OOC. 
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4.3.2 Group 202 Test Results (Continued) 
Only one HI0 f a i l u r e  occurred before the f i n a l  extreme y severe thema 
As a r e s u l t  the possible incidence o f  hot in te rmi t ten  c y d i n g  stress.  
opens can be considered n e g l i g i b l e  i n  modern novolac encapsulated micro- 
c i r c u i t s ,  p a r t i c u l a r l y  i n  view of the fact  t h a t  i q  pre-novolac encapsulated 
mic roc i rcu i ts  the HI0 f a i l u r e s  general ly resul ted from thc elevated 
temperature causing bond wires t o  l i f t  o f f  the bonding pads during 
meas urement . 
Tws freak fa i lu res  occurred a f te r  the second increment ( t o t a l  of 2000 
cycles from -55oC t o  +12S0C). 
(Figure 4-18) and the other  from an open b a l l  bond which showed the 
symptoms of being a "per ipheral"  open; t h a t  i s ,  a b a l l  bond which f a i l e d  
around the periphery o f  the gold-to-aluminum in te r face  ra ther  than urder 
the hear t  o f  the b a l l  bond. 
One o f  these resul ted from a cracked d i e  
The M f r .  E l i n z a r  parts,  which e m p l v  gold lead wires rather  than 
aluminum, experienced no fa i lu res  urlt l I the l a s t  increment when t : i i r t y -  
seven parts f a i l e d  due t o  braken wires. 
by thermal cyc l ing  s t ress o r  by deformation o r  swel l ing ef the epoxy 
encapsulant as a r e s u l t  of 333 hours g f  exposure t o  2OOK., alihough no 
v i s i b l e  evidence o f  swel l  i ng  was observed. 
4.3.3 Group 206 Test Results 
This again could have been caused 
This group received the fol lowing environmental stresses 
1000 hour operating l i f e  a t  125OC 
M2 
1000 hour operating l i f e  a t  150oC 
M3 
1000 hour operating l i f e  a t  175OC 
M4 
1000 hour operat ing l i f e  a t  2OO0C 
M5 
For the TTL par ts  thre, primaty f a i l u r e  mechanisms o f  i n t e r e s t  occurred. 
These are gold-aluminum bond plague external  lead corrosion, and deformation 
of encapsulant. One plague f a i l u r e  was observed i n  M f r .  D TTL par ts  a f t e r  
125OC 1000 hour operat ing l i f e ,  and then a f t e r  175OC 1000 hour operating 
l i f e ,  M f r .  D hpd two more plague fa i lures,  Mfr. C had one, and Vevdor B 
had one. M f r .  B TTL par ts  a lso  experienced one freak f a i l u r e  due t o  a 
d i f f u s i o n  shor t  a f t e r  15OoC operating 1 i f e .  
These plague f a i l u r e s  were a l l  o f  a d i f f e r e n t  nature than i s  normally 
encountered i n  gold-aluminum bond systems. 
d i f f u s i o n  occurs i n  gold-aluminum bonds, the b a l l  separates c leanly  from 
the under ly ing aluminum meta l l i za t ion .  
i t  appears t h a t  the epoxy encapsulant he ld the bonds t i g h t l y  i n  place and 
prevented them from separating from the substrate. Kirkendall  d i f f u s i o n  
then proceeded, forming a large region o f  intermetal 1 i c  growth between 
the go ld  region and the aluminum region which f i n a l l y  developed enough 
voids t o  cause an open c i r c u i t .  
Ord inar i l y  whm Kirkendal l  
However as s e w  i n  Figure 4-19, 
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4.3.3 Group 206 Test Results (Continued) 
Figure 4-20 shms a top view o f  a typ ica l  p l a s t i c  plague fa i lure,  whi le 
Figure 4-21 shows views o f  the interface between the bond and the 
aluminum =tal 1 i ra t ion .  Wote the extremely rough, poreus-appearing 
material a t  the interface. Figures 4-22 and -23 show addit ional  examples 
o f  p l a s t i c  plague. 
This phenomenon o f  "p last ic  plague" has not k e n  observed prewiously and 
represents a new f a i l u r e  mechanism present w i t h  epoxy encapsulated micm- 
c i r cu i t s .  However t h i s  mechanism only appeared i n  force a f t e r  qu i te  
extensive stress test ing and does not appear t o  represent a threat  to  
device i n t q r i t y  a t  normal usage levels. 
The second predominant TTL f a i l u r e  mechanism occurred i n  Unufac turer  A 
parts a f t e r  175% operating l i f e .  Thirty-nine ou t  of the 49 parts tested 
f a i l e d  due t o  broken external leads: a l l  49 dewices had leads which had 
b e c m  very b r i t t l e  and which i n  addi t ion had badly corroded p la t i ng  
resul t ing i n  a mottled brown discolorat ion. Sample e l e c t r i c a l  t es t i ng  
on seven out o f  the 39 f a i l e d  parts showed Uat the i n t e r n 1  c i r c u i t r y  was 
s t i l l  functioning, but accurate autoslatic e l e c t r i c a l  t es ts  and subsequent 
high temperature operating l i f e  tests could not be made because o f  the 
broken external leads. See Figure 4-24. 
Metal lurgical analysis o f  the cause of the fa i l u res  resul ted i n  the 
determination tha t  the s i l v e r  plated A l l oy  42 leads had suffered: sewere 
stress corrosion cracking caused by chlor ide ions at tacking the A l l oy  42. 
Microprobe analysis o f  a fractured surface o f  a lead showed the fol lowing 
concentration o f  elements: 
Weak Very Weak -Strong 
Fe, N i  Co, Mn, C r ,  C1 Si,  Cu 
The p la t i ng  was confirmed as being s i l v e r  with no detectable contaminants. 
The gold-brown discoloration/contamination was also analyzed. This showed 
the fol lowing r e l a t i v e  concentration o f  elements: 
Weak Strong Medium Weak -
Fe, N i  c1 Cu, Co, Mn, Cr, S i  
Photomicrographs of specimen leads showed considerable in ternal  cracking 
as shown i n  Figures 4-25 and 4-26. Photo-micrographs o f  etched specimens 
(Figures 4-27, 4-28) show that  the cracking i s  qu i te  severe. I n  a l l  casas, 
the cracking appeared t o  be less severe when the s i l v e r  p la t i ng  was 
t i g h t l y  adherent. 
Wanufactuwr A pa. 
perature environmedal stress but had received the i n i t i a l  Class 6 
screening including 160 hours a t  125OC. The photomicrographs of these 
parts showed tha t  i n  some cases some darkening o f  the s i l v e r  p la te had 
occurred on one side o f  the lead as shown i n  Figure 4-29. A high mag- 
n i f i c a t i o n  photom!crograph o f  t h i s  darkened section i s  shown i n  Figure 4-30, 
where a surface reaction product can also be seen. 
were examined which had not received the high tem- 
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4.3.3 Group 206 Test Results (Continued) 
There are two p o s s i b i l i t i e s  f o r  the contact o f  the device-lead a l l o y  
wi th  chlor ide- ion solut ions. One o f  these i s  t h a t  inadequate removal o f  
a ch lor ide oxide s t r i ppe r  was done p r i o r  t o  s i l v e r  p la t ing.  It i s  even 
possible t h a t  the leads were no t  completely str ipped o f  oxide and mixed 
oxide-chloride patches were retained on the surface going i n t o  the 
p l  a t  i ng bath . 
The second p o s s i b i l i t y  i s  t h a t  the plated leads were exposed t o  a 
ch lor ide environment. The damage then ensued as a r e s u l t  o f  ch lo r i de  
ion  penetrat ion i n t o  l oca l i zed  damage spots i n  the s i l v e r  surface. 
I n  e i t h e r  instance, there were two corrosion react ions experienced by 
the leads. The f i r s t  o f  these was a general corrosion react ion r e s u l t i n g  
i n  surface damage and the development of voluminous corrosion products. 
The second and more damaging react ion was stress corrosion cracking which 
resul ted i n  deep transgranular cracking and the consequent weakening o f  
the sections. 
The stress corrosion cracking was not  l i m i t e d  t o  the bent regions o f  the 
leads but was seen also i n  the s t r a i g h t  sections. This means t h a t  the 
leads were i n  a cond i t i cn  o f  residual  t e n s i l e  stress as i n s t a l l e d  i n  the 
0.1 .P. u n i t .  This f a c t o r  contr ibuted t o  the stress corrosion reaction. 
The f i n a l  f a i l u r e  mechanism observed i n  the TTL par ts  occurred i n  the three 
devices types (Manufacturers B, C, and 0) which s t i l l  survived a f t e r  M4 and 
were put  i n t o  operating l i f e  t e s t  f o r  1000 hours a t  2OOoC. A l l  150 par ts  
i n  these three c e l l s  experienced massive swel l ing and deformation o f  the 
epoxy encapsulant (see Figure 4-31) which resul ted i n  broken lead wires 
and universal f a i l u r e .  The "glass t r a n s i t i o n  temperature" ( t h a t  i s  the 
temperature a t  which the encapsulants co-ef f  i c i e n t  o f  thermal expansion 
changes markedly) i s  claimed t o  be around 175OC, thus the exposure t o  
2OO0C temperature alone should have caused some c i r c u i t  d isrupt ion.  
However the par ts  were a l l  monitored a t  the s t a r t  o f  the 1000 hour oper- 
a t i ng  l i f e  t e s t  a t  2OO0C, and were operating normally. Apparently, pro- 
longed exposure t o  the 2OO0C environment caused severe degradation o f  the 
encapsulants, and caused i t  t o  expand by 10 t o  25%. This expansion 
manifested i t s e l f  as swell ing: each pa r t  appeared t o  have swollen and 
cracked down the middle. 
One freak f a i l u r e  occurred a f t e r  the 150OC increment of 1000 hour operating 
l i f e .  A Manufacturer B TTL 5400 p a r t  w r -  found t o  have a short c i r c u i t  
from p i n  8 (output 3Y) t o  p i n  7 (ground). This p a r t i c u l a r  p a r t  type d i d  
not  employ a glassivated surface, and when the encapsulant was str ipped, 
a l l  the aluminum meta l l i za t i on  a lso came o f f .  As a r e s u l t  the cause o f  
the short c i r c u i t  could not be determined by e i t h e r  probing, v isual  
microscopic examination, o r  SEM examination. 
The CMOS p a r t  types (Manufacturers E and C) exhibi ted only one basic 
f a i l u r e  mechanism under condi t ions o f  high temperature operating 1 i f e :  
channeling. The channeling f a i l u r e s  were v e r i f i e d  by subject ing samples 
out o f  the f a '  ed par ts  t o  non-biased bake out a t  elevated temperatures 
and looking f o r  reheal. These par ts  un i ve rsa l l y  were restored t o  i n i t i a l  
operating condi t ions by applying a bake stress roughly equlvalent t o  the 
i n i t i a l  high temperature operating l i f e  stress. 
79 

D180-20546-1 
4.3.3 Group 206 Test Results (Continued) 
The M f r .  C par ts  showed four channeling f a i l u r e s  a r t e r  1000 hours 
operating l i f e  a t  125OC and 45 channeling f a i l u r e s  a f t e r  1000 hours 
operating l i f e  a t  15OoC, a t  which time the t e s t  was terminated. 
The Mf r .  E par ts  showed ten  catastrophic channeling f a i l u r e s  a f te r  
1000 hours operating l i f e  a t  175OC, bu t  there were so many marginal 
par ts  showfrig symptoms o f  input  diode channeling t h a t  the t e s t  was 
terminated a t  t h i s  po int .  
An attempt was m d e  t o  determine if the epoxy encapsulant was responsible 
fo r  the channeling. This uas no t  an easy task f o r  autopsy. The 
s e n s i t i v i t y  of the e l e c t r i c a l  phenomena o f  the CMOS devices t o  
contaminants exceeds the detect ion l i m i t s  o f  any appl i cab le  ana ly t i ca l  
too l .  The one p o s s i b i l i t y  t h a t  was b r i e f l y  examired was the p o s s i b i l i t y  
t h a t  charge separation o r  the formation o f  "e lec t re ts "  might be causing 
the channeling. One CMOS u n i t  which had channeled and had been repaired 
by high temperature storage was returned t o  burn i n  u n t i l  i t  re-channeled. 
The encapsulant was then chemically removed and the device retes?ed. I t  
was s t i l l  channeled, suggesting a t  l eas t  t h a t  e l e c t r e t s  i n  the encapsulant 
was not the cause of the  channel ing  phenomena. 
The l i n e a r  m ic roc i r cu i t s  experienced a s t i l l  d i f f e r e n t  f a i l u r e  mechanism 
during the 1000 hour operating l i f e  t e s t  a t  15OoC. The c i r c u i t s  were biased 
according t o  the  MIL-speci f icat ion b ias c i r c u i t .  A f t e r  144 hours, s i x  
o f  the  devices went i n t o  thermal runaway, overheated, and caught f i r e .  
A t  168 hours three more par ts  overheated and charred, and a t  672 hours 
seventeen add i t iona l  par ts  overheated and charred. The t e s t  was terminated 
a t  t h i s  time. E l e c t r i c a l  tes ts  performed on the surv ivors showed t h a t  
fourteen addi t ional  par ts  had suf fered thermal degradation s u f f i c i e n t  t o  
cause e l e c t r i c a l l y  abusive currents  t o  f low. Figure 2-8 shows the percent 
fa i?ed versus the  l o g  o f  time. Figure 4-32 shows a t y p i c a l  pa r t  which 
f a i l e d  due t o  thermal runaway. The whi te  rectangle i s  comprised of the 
ash l e f t  a f t e r  the combustible products i n  the encapsulant were consumed. 
4.3.4 Group 207 Test Results 
This group received the f a l l  owing environmental stresses 
1000 TemDerature cycles from -55OC t o  +15OoC 
M2 
2 days operating l i f e  a t  1.09 mn Mercury (vacuum l i f e )  
M3 . .- 
1000 hours operating l i f e  a t  +5OC 
M4 
1000 hours operating l i f e  a t  +125OC 
M5 
The TTL parts experienced no v a l i d  fa i lu res  a t  any time during the tes t .  
The CMOS par ts  d i d  no t  experience any f a i l u r e s  u n t i l  the f i n a l  c e l l ,  1000 
hours operating l i f e  a t  +125OC. E lec t r i ca l  measuremev* t h a t  time (M5) 
showed four  M f r .  E and s i x  M f r .  C par ts  f a i l e d .  
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4.4 Sunraary of Test Failures and Interrelat ionships (Continued) 
Gold-Alminun Bond Begradation: A new fa i lu re  mechanism (ca l led ”p last ic  
plague”) for  gold-aluminun bonds was observed i n  t h i s  program. lyormal 
Kirkendall  d i f fus ion  a t  the gold-alwninuas interface apparently proceeds 
far beyond the n o m 1  dif fusion because the bond i s  held i n  place by the 
compressive epoxy encapsulant. Bond f a i l u r e  does not occur as ear ly  
under these conditions since the ball bond i s  not free t o  l i f t  o f f  the 
pad. Fai lures o f  t h i s  type were observed in Group 201, increment 2, 
and Group 206, increnents 1, 2, and 3. I n  a l l  cases these were stresses 
tha t  involved exposure t o  elevated temperatures f o r  extended time periods 
Other more conventional bond fa i lures due t o  per ipheral ly open b a l l  bonds 
were observed during temperature cyc l ing which exposed the par ts  t o  
elevated temperatures for extended time periods. These peripheral opens 
resulted from degradation and voiding o f  the aluminum bond pad around the 
periphery o f  the b a l l  bond wi th  the actual b a l l  bond reta in ing i t s  
mechanical i n t e g r i t y  . 
The conclusion from these bond fa i lu res  i s  t h a t  whi le the epoxy encapsulant 
d i d  not contr ibute t o  the generation o f  the fa i lures,  the use o f  epoxy 
encapsulant requires the use o f  gold wires t o  14thstand the in jec t ion  
molding stresses and t h i s  means gold-aluminum bond degradation i s  very 
1 i k e l y  t o  be present in  epoxy encapsulated microcircui ts.  
Temperature Cycling and Broken Wires: Temperature cyc l ing induced large 
numbers of fai’ures due t o  broken wires, but mostly only a t  the very 
severe l i m i t s  of the environmental stress. One manufacturer, Hfr. C, 
d id  erperience fai lures a t  lower stress levels 5ut even these were a t  
cumulative stress leve ls  above those tha t  usually cause f a i l u r e  i n  
hermetic pa r t s  wi th  aluminum lead wires. One mdnufacturer (Mfr. A )  
experienced only one broken w i r e  i n  the en t i re  t e s t  program. It should 
be pointed out t h a t  many o f  the broken w i r e  fa i lu res  ..ere only observed 
during e l e c t r i c a l  measurement a t  125OC. O f  the 156 broken wi re f a i l u r e s  
25 (or 28%) were observed only a t  +125OC e l e c t r i c a l  measurement, ind icat ing 
that  the predominant f a i l u r e  mechanism o f  pre-novolac encapsulated micro- 
c i r c u i t s  (hot-intermittent-opens) might be a problem wi th  novolac 
encapsulated microcircui ts tha t  are temperature cycled. This was the 
only place where hot in termi t tent  opens occdrred however, and only a f t e r  
extremely severe thermal cycl ing, leading t o  the conclusion tha t  qovolac 
encapsulated microcircui ts have the capabi l i ty  t o  withstand the thermal 
cvclincl environment wi th high in tegr i t y .  
Ruptured Encapulant: A l l  parts placed on 2OO0C operating l i f e  t e s t  
experiewed the surpr is ing f a i l w e s  o f  swollen and deformed encapsulant 
that  broke wires loose inside the package. 
on the temperature a t  which operating l i f e  o r  accelerated stress tests  can 
be condL:ted. 
temperature of 175OC f o r  a long t i m e  period, the epoxy degrades v io len t ly .  
Thus a l l  future accelerated l i f e  t e s t s  must be l i m i t e d  t o  a +175OC maximum, 
which w i l l  require extended time periods t o  achieve s t a t i s t i c a l  i y  s ign i f icant  
numbers o f  fa i 1 ures. 
This puts a pos i t i ve  constraint  
Apparently i n  exceeding the claimed glass t r a n s i t i o n  
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4.4 Sunmary of Test Fai lures and In te r re la t i onsh ips  (Continued) 
Thermal Runawa : The l i n e a r  devices (gold meta l l ized 741 op amp) experienced &of thermal runaway when subjected t o  operating l i f e  t e s t s  a t  
+lWOC. Solutions t o  t h i s  problem l i e  e i t h e r  i n  revised burn- in c i r c u i t s  
i n  the MIL-spec o r  i n  a d i f f e r e n t  device design capable o f  su rv i v ing  t h i s  
r e l a t i v e l y  low operating temperature. L im i ta t i on  o f  the 741 op amp t o  
+125OC operat ing l i f e  tes ts  appears necessary bu t  imposes problems o f  
extremely long t e s t  times a t  125OC, since no f a i l u r e s  occurred i n  any of 
the three c e l l s  operated f o r  1000 hours a t  125OC (Group 201, increment 4; 
Group 206, increment 1; and Group 207, increment 4). 
Absorbed Moisture: 
r e s i s t a n m i  ty cyc l ing)  tes ts  t h a t  have been a t t r i b u t e d  t o  absorption 
o f  moisture i n  s u f f i c i e n t  quan t i t i es  t o  d i s rup t  the CMOS operating currents 
( M f r .  
( M f r .  
ra ther  than i n  the s i l i c o n  d i e  i t s e l f ,  and t h a t  i t  was accelerated by the 
pi  icr stress o f  15 cycles o f  thermal shock. The Mfr. E f a i l u r e s  a l l  
recovered a f t e r  bake out, and since no bias was appl ied dur ing humidity 
cyc l ing,  channeling could not  have been induced. Thus the bake out i s  
assumed t o  nave dr iven out the absorbed moisture. For the W f r .  C CWS 
part ,  e l e c t r i c a l  abuse f a i l u r e  occurred before bake out so no improvement 
could be observed. 
Four CMOS par ts  experienced f a i l u r e s  a f t e r  moisture 
E) o r  even al low excessive and dest ruct ive t e s t  currents t o  f low 
C ) .  It i s  postulated t h a t  t h i s  absorption occurred i n  the p l a s t i c  
These f a i l u r e s  o f  CMOS parts a f t e r  humidity cyc l i ng  casts severe doubts 
on the a b i l i t y  o f  epoxy encapsulated CMOS par ts  t o  withstand humidity 
environments. 
reso lu t i on  o f  the problem. 
Further tes t i ng  i s  h igh l y  desireable t o  obtain b e t t e r  
Freak Fai lure:  A small number 0,' f a i l u r e s  occurred f o r  reasons not r e l a t z d  
t o  the environmental stress applied. 
d i f f u s i o n  short, the group 207 M5 
short,  and the group 207 M4 M f r .  E Linear 741 shorted MOS capaci tor  a l l  
f a l l  i n t o  t h i s  category. This i s  a t o t a l  of four  parts out o f  2275 par ts  
tested and i s  seen t o  be an extremely small number o f  freak f a i l u r e s .  
The group 206 M3 M f r .  B TTL 
M f r .  E CMOS cracked d i e  and gate oxide 
Stress Corrosion Crackinq: 
corrosion cracking, even though a l l  f i v e  manufacturers par ts  were handled 
i n  an i den t i ca l  manner and three other manufacturers' par ts  were located 
i n  the same environment a t  a l l  times. Since the a c t i v a t i o n  energy oc t h i s  
f a i l u r e  mqchanism could not be determined under the condi t ions o f  t h i s  t e s t ,  
i t  i s  no t  known what the l i k e l i h o o d  i s  o f  stress corrosion cracking occur- 
r i n g  a t  lower temperatures. 
Epoxy encapsulated m ic roc i r cu i t s  are basical l y  uncontrol led pa r t s  with no 
p o s s i b i l i t y  o f  con t ro l  by the user over processes used by the manufacturer. 
For t h i s  reason the only way t o  ensure t h a t  devices t o  be used i n  systems 
are f r e e  frm stress corrosion cracking would be t o  i n s t i t u t e  a l o t  accep- 
tance t e s t  t ha t  would reveal the p o s s i b i l i t y  o f  the occurrence o f  stress 
corrosion cracking. 
Only one manufacturer's par ts  experienced strec, 
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5.0 PROCUREMENT AND APPL rCATION CONSIDERATIONS 
5.1 
The results of the program show that novolac encapsulated microcircuits can 
be used i n  a wide variety of system applications i f  certain constraints are 
applied to their use. These constraints differ for the three circuit tech-  
nologies evaluated: TTL, CMOS, and linear. 
5.1.1 TTL Constraints 
Design, Application, and Processing Constraints 
The exceptionally good performance of the TTL devices was marred only by the 
occurrence of stress corrosion crdcking with the Manufacturer A parts. Because 
of the uncontrolled nature of plastic encapsulated microcircuit production, no 
processing controls can be applied economically to  suppliers to ensure avoid- 
ance of this problem. 
i t  is unique to only silver plated lead processing, i n  which case the only 
constraint necessary is avoidance o f  silver plated lead devices. 
In general, however, some form of lot acceptance tes t  is indicated t o  ensure 
t h a t  stress corrosion cracking problems do not surface w i t h  other manufacturer 
technologies as a result of the constant and rapid uncontrolled processing 
changes made i n  the encapsulated microcircuit market. T h i s  l o t  acceptance 
philosophy 1 discussed below. 
Further understanding of the problem might show that 
From t h e  packaging design and manufacturing stand point, it appears that great 
care should be taken to  avoid exposure of a t  least silver plated Alloy 42 
leaded devices to sal t  contamination, since the chloride ions present could 
breach the *Jlat ing and attack the Alloy 42 lead material, resulting i n  stress 
corrosion : racking. 
The only othsr constraint t h a t  appears significant w i t h  TTL devices i s  the 
need t o  avoid exposure to temperatures greater t h a n  175OC to avoid the ruptured 
encapsulant mechanism observed after 1000 hours a t  200°C. Since typical system 
application device temperatures are generally kept below 125OC and preferably 
below 75OC, this does not impose a severe constraint on widespread application 
of TTL encapsulated mic:ocircuits to space system applications. 
5.1.2 CMOS Constraints 
The major problem encountered with CMOS devices was channelinq. There was 
a significant difference noted between the two manufacturers in terms o f  
percentage of devices t h a t  chanrsled, but  this difference probably varies 
from week to week for any one manufacturer's production. 
In any event, both manufacturers' CMOS parts d i d  demonstrate channeling under 
125oC operating l i f e  tests, which means t h a t  this is  not a suitable upper limit 
for  devi-e operation. A more desireable upper limit is  probably 70OC, unless 
a specific test  and analysis is made by the user of a pJrticular CMOS 
manufacturer's current product t o  ensure t h a t  channeling will not occur a t  
h i g 1 fir t. em I?Z r a t u re s . 
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5.1.2 
An addit iona 
CMOS Constraints (Continued j 
const ra in t  on the CMOS devices i s  the d e s i r e a b i l i t y  o f  avoiding 
exposure t o  humidity cyc l ing unless the user v e r i f i e s  by t e s t i n g  t h a t  a 
p a r t i c u l a r  design i s  impervious t o  humidity cyc l i ng  i n  h i s  appl icat ion.  
5.1.3 Linear Constraints 
The l i n e a r  devices appear t o  be susceptible t o  thermal runaway when operated 
a t  temperatures above 125OC. This could r e s u l t  from elevated device j unc t i on  
temperatures caused by higher power operation o r  it could be merely caused by 
basic i n s t a b i l i t i e s  i n  the thermal design o f  l i n e a r  m ic roc i r cu i t s .  
event i t  appears t h a t  a thorough thermal character izat ion should be made o f  
any l i n e a r  m i c r o c i r c u i t  which must operate o f  elevated temperatures approaching 
100°C ambient. With t h i s  exception, there do not appear t o  be any const ra in ts  
on the general app l i ca t i on  o f  encapsulated gold metal1 i z e d  l i n e a r  m ic roc i r cu i t s  
t o  space appl i cations. 
I n  any 
5.2 
Because o f  the nature o f  the manufacturing and sa le o f  encapsulated micro- 
c i r c u i t s  a t  extremely low costs, manufacturer-performed q u a l i f i c a t i o n  t e s t i n g  
i s  not l i k e l y  t o  be an accepted mode of operation w i t h  manufacturers. User- 
performed q u a l i f i c a t i o n  tes ts  must then be i n s t i t u t e d  t o  assure the  i n t e g r i t y  
o f  the parent populat ion from which any s p e c i f i c  l o t  o f  par ts  i s  selected. 
Two types o f  q u a l i f i c a t i o n  tes t i ng  should be performed: 
q u a l i f i c a t i o n  and :ot acceptance q u a l i f i c a t i o n .  
It i s  aroarent t h a t  the rap id turnover i n  processing technology f o r  encapsulated 
m ic roc i r cu i t s  wol;!A render any attempts a t  per iod ic  qual i f i c a t i o n - r e t e n t i o n  
meaningless: 
deviate dramat ica l ly  from the l o t s  on which the q u a l i f i c a t i o n  t e s t i n q  was 
performed. 
Qual i f  i c a t i o n  Test Considerations 
i n i t i a l  device 
l o t s  de l  iverea i m e d i a t e l y  a f t e r  r e q u a l i f i c a t i o n  t e s t i n g  co'*- i 
5.2.1 I n i t i a l  Q u a l i f i c a t i o n  
The i n i t i a l  q u a l i f i c a t i o n  procedure should be intended t o  determine the basic 
i n t e g r i t y  o f  the manufacturer's product over a wide range o f  device types 
using the same package conf igurat ion.  For t h i s  reason, extensive high stress 
tes t i ng  should be performed t o  search f o r  systemic f laws i n  the basic product. 
The t e s t  seen t o  be most reveal ing f o r  t h i s  evaluation i s  the 175OC 1000 hour 
operating l i f e  tes t .  This t e s t  would be very e f f e c t i v e  i n  i d e n t i f y i n g  the 
fo l lowing areas o f  device v u l n e r a b i l i t y .  
o Channel inq o f  CMOS mic roc i rc t l i t  
o S t ress  corrosion cracking o f  eALerna1 leads 
o Degradation o f  gold-aluminum bonds 
Thus f a i l u r e  a n a l y s i s  o f  the f a l l  out f rom t h i s  tes t  i s  an important adjunct 
t o  the t e s t  i t s e l f  i n  i d e n t i f y i n g  weak o r  f a i l u r e  prone process technologies. 
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5.2.1 I n i  ti a1 Qual i f i ca t i on (Conti nued ) 
Humidity l i f e  t e s t  per MIL-STO-883 Method 1004 i s  a lso f e l t  t o  be necessary 
i n  i n i t i a l  q u a l i f i c a t i o n  t o  ensure t h a t  the device e l e c t f m i c s  are no t  
susceptible t o  the possible ingress of minute amounts o f  moisture. 
I n  both cases, the actual environmental stress t e s t  should be preceded and 
fol lowed by 100% tr i - temperature (-55OC, 2SoC, 125OC) e l e c t r i c a l  measurement. 
Other degradation t e s t  methods commonly used f o r  qual i f i c a t i o n  t e s t i n g  (such 
as v ibrat ion,  thermal cycl ing, centr i fuge, e tc . )  are f e l t  t o  be non-productive 
i n  evaluating the i n t e g r i t y  o f  encapsulated microc i rcu i ts .  The package 
mechanical t es ts  comnonly used such as s o l d e r a b i l i t y  and lead bend should be 
retained, w i t h  p a r t i c u l a r  emphasis on performing lead bend a f t e r  the 175OC 
1000 hour operating l i f e  t o  search f o r  stress corrosion cracking. 
t ime should 
schedule a1 
5.2.2 
Each l o t  of 
t o  degradat 
It should be pointed out  t h a t  the 175OC temperature must be avoided w i t h  l i n e a r  
m ic roc i r cu i t s  unless i t  can be v e r i f i e d  t h a t  the operating power dissipa*ion 
i s  low enough t h a t  j unc t i on  temperature w i l l  stay w i t h i n  safe l i m i t s .  I f  a 
lower temperature operating l i f e  t e s t  i s  used f o r  l i n e a r  microc i rcu i ts ,  the 
be extended beyond 1000 hours i f  a t  a l l  possible w i t h i n  the 
owances, t o  compensate f o r  the reduced temperature. 
Lot  Acceptance Q u a l i f i c a t i o n  
encapsulated m ic roc i r cu i t s  received by a user should be subjected 
on t e s t i n g  using high s t ress techniques on a sample o f  the l o t .  
The preferred l o t  q u a l i f i c a t i o n  t e s t  would be 160 hours operating l i f e  a t  
'750C w i th  t r i - temperature e l e c t r i c a l  t e s t i n g  performed before and a f t e r  the 
l i f e  tes t .  A small number o f  the pa r t s  should then be subjected t o  lead bend 
t o c t i n n  t n  coarrh f n r  nnccihlp c t r e c c  rnrrncinn r r a r k i n n  Ctnndard camnlinn 
-*.3 r-a".,...J "V .,_W.".. .". y - - . , . - v . .  -".-e- "."_ "...J. -"". .-...- 
procedures and accept/reject  c r i t e r i a  should be used. 
Post-mortem analysis o f  any f a i l u r e s  i s  very important t o  ensure t h a t  systemic 
problems have not  been introduced by recent manufacturing process changes. 
This w i l l  ensure a l so  t h a t  f reak f a i l u r e s  are not misinterpreted as being 
i n d i c a t i v e  o f  basic manufacturing flaws. 
5.3 
I n  keepinq w i th  the mot ivat ion f o r  use o f  encapsulated microc i rcu i ts ,  namely 
l o w  cost, the screening procedures should be r e s t r i c t e d  t o  low cost t e s t s  
t h a t  produce the maximum l i k e l i h o o d  o f  in tercept ing a defect ive p a r t  or poten- 
t i a l  defect ive par t .  
The recommended screening t e s t  f o r  use w i th  encapsulated m ic roc i r cu i t s  i s  
100% e l e c t r i c a l  measuremelit a t  -55oC, 25OC, and +125OC. 
ac and dc parameters should be measured, but a t  l eas t  the dc parameters should 
be measured a t  a l l  three temperatures. It was seen from t h i s  t e s t  program 
t h a t  d ie- re la ted f a i l u r e  mechanisms were almost completely el iminated from 
the f a i l u r e s  generated by the environmental stress tes ts .  This i s  a t t r i b u t e d  
t o  the 100;: t r i - temperature e l e c t r i c a l  measurement t h a t  was performed 
fo l lowing burn-in. 
Screen i ng Test Cons idera t i  ons 
I f  possible both 
9; 
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5.3 
Other stress test programs performed on microcircuit parts in the past (4, 5) 
have also employed burn-in but electrical measurement was made only at 25OC,  
and the subsequent failures under environmetital stress have uncovered numerous 
die-related failures. This indicates that the burn-in screen is not responsible 
for the interception o f  die-flaw f a i l w  : the tri-temperature electrical 
measurement itself is the key screen test for intercepting infant mortality 
parts or  "part that never worked". 
This is borne out by system level thermal testing performed by Boeing during 
proof testing o f  SRAM electronic systems. Fahley (6) found that the high and 
low temperature system testing was uncovering numerous parts with defects 
that had not been intercepted by burn-in followed by 25OC electrical measure- 
ment. When high and low temperature electrical measurement was added to 
screening of the parts, the system thermal-test failure rate due to micro- 
circuit die-related causes dropped to zero. 
For traditionalists who feel that burn-in itself is a "must", the 100% tri- 
temperature measurement could be followed by a 160 hour burn-in at 125OC, 
followed by another 100% tri-temperature electrical measurement. The 125OC 
160 hour burn-in is so far from the basic Arrhenius curve for modern micro- 
circuits that its use is considered harmless. 
Screening Test Considerations (Continued ) 
Other screen tests studied in this program are felt to be either meaningless 
when applied at the low stress levels affordable on a 100% basis, deleterious 
to useful device life time if carried to accelerated levels, or valueles, in 
terms of accelerating epoxy-unique failure mechanisms. 
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6.0 ADDITIONAL STUDY AND EVALUATION AREAS 
6.1 I n  t rodu c t i on 
The study performed under t h i s  contract  has resul ted i n  the d e f i n i t i o n  o f  
several addi t ional  areas t h a t  should be investigated. These areas r e s u l t  
from the spec i f i c  f ind ings o f  the study i n  regard t o  c e r t a i n  f a i l u r e  mech- 
anisms; from inconclusive r e s u l t s  from c e r t a i n  environmental stress tests;  
and from the f i x e d  time increments f o r  the operating l i f e  tests .  The three 
areas t h a t  should be studied f u r t h e r  are: 
o Evaluation of the e f f i c a c y  of JAN Level 6 screening tes ts  ( p a r t i -  
c u l a r l y  thermal cyc l i ng  and burn-in) i n  r e j e c t i n g  f reak parts, d t h  
emphasis on complete thermal character izat ion ( t r i - temperature 
e l e c t r i c a l  measurement) p r i o r  t o  thermal cycl ing,  p r i o r  t o  burn- in 
and fol lowing burn-in. 
Evaluation of the f a i l u r e  causes i n  screened and unscreened par ts  
when subjected t o  h igh temperature operating l i f e  tes ts  for logar- 
i thmic time increments. 
o 
o Extended humidity l i f e  t e s t i n g  (both biased and unbiased) w i t h  the 
t e s t  continued long enough t o  cause s i g n i f i c a n t  fa i lures.  
The r e s u l t  o f  these invest igat ions would g i ve  answers t o  the spec i f i c  question: 
o I f  c e r t a i n  spec i f i c  screening o r  q u a l i f i c a t i o n  tes ts  are performed 
on encapsulated microc i rcu i ts ,  how good w i l l  the surv iv ing pa r t s  
be f o r  space appl icat ions.  
6.2 
MIL-STD-883 Method 5004.2 Level B c a l l s  fo r  ce r ta in  spec i f i c  environmental and 
operational stress t e s t s  t o  be performed on microc i rcu i ts .  However there i s  
no c a l l o u t  o f  e l e c t r i c a l  measurements t o  be made a t  -55OC and +125OC u n t i l  
the comgletion o f  burn-in. Thus devices which do not ever funct ion c o r r e c t l y  
a t  +125 C can pass through s tab i l i zad ion  bake, thermal cycl ing,  i n te r im  
e l e c t r i c a l  parameter measureivere (25 C) and burn-in w i th  the f i n a l  e l e c t r i c a l  
measurement being the f i r s t  t ime the f a i l u r e  i s  detected. Based on the r e s u l t s  
o f  t h i s  program, i t  appears t h a t  the -55OC, 25OC, +125OC e l e c t r i c a l  measure- 
ments intercepted a1 1 bulk and surface pinhole f a i l u r e s  p r i o r  t o  environmental 
stress t e s t i n g  but i t  i s  not possible t o  determine which stress t e s t  made the 
defect  show up. 
JAN Level B Screening Evaluation 
The desired study program would subject representat ive TTL and CMOS pa r t s  t o  
the same sequence o f  environmental t es ts  but  would make -55oC, 25OC, 125T 
e l e c t r i c a l  measurements before and a f t e r  every stress increment. Fa i l u re  
analysis on a ? ?  r e j e c t s  would i d e n t i f y  the type of f a i l u r e  mechanism each 
stress uncovers. 
The r e s u l t  o f  t h i s  study would be a d e f i n i t i o n  o f  a l t e r n a t i v e  screening methods 
t o  those ca l l ed  out i n  Method 5004.2 which would be s i g n i f i c a n t l y  lower cost, 
thus salvaging the low cost advantages o f  encapsulated microc i rcu i ts .  
pa r t i cu la r ,  the value o f  the t r i - temperature e l e c t r i c a l  measurement i t s e l f  
would be defined a s  a possible subst i tu te  f o r  the tes ts  ca l l ed  out i n  Method 
5004.2 
I n  
93 
D l  80-20546 - 1 
6.3 
A l l  par ts  subjected t o  environmental stress t e s t i n g  on t h i s  program were 
screened t o  MIL-STD-883 Method 5004.2, Level B. This screening and sub- 
sequent r e j e c t i o n  o f  defective devices tended t o  d i l u t e  the impact o f  the 
h igh stress tests .  I n  addi t ion,  the high stress t e s t s  were performed f o r  
long increments o f  t ime w i t h  few intermediate measurements, making an accurate 
measurement of median-time-to-fai 1 ure impossible. 
High Stress Tests on Screened vs. Unscreened Parts 
The desired study program would resolve these problems by performing high 
stress tes ts  on par ts  which receive no screening except t r i - temperature 
(-55OC, 25OC, 125OC) e l e c t r i c a l  measurement, as wel l  as on pa r t s  subjected t o  
f u l l  screening a: described i n  paragraph 6.2. The hig+ stress tes ts  would 
then be conducted a t  logar i thmic time in terva ls ,  e.g. 1 hour, 3 hours, 
10 hours, 30 hours, etc. u n t i l  enough f a i l u r e s  occur t o  determine the l o g  
normal f a i l u r e  d i s t r i bu t i ons ,  sigmas and median-times-to-failure. The use 
o f  m u l t i p l e  stress c e l l s  ra the r  than step stress c e l l s  would a lso permit 
determination o f  the Arrhenius re la t ionships f o r  each f a i l u r e  mechanism 
found . 
6.4 Extended Humidity L i f e  Testirtg 
The only humidity l i f e  t e s t i n g  performed i n  t h i s  program was one c e l l  o f  10 
dav humidity l i f e  per MIL-STD-883 Method 1004. Very few f a i l u r e s  occurred 
and these f a i l u r e s  were somewhat inconclusive. 
The desired study program would subject screened and unscreened par ts  t o  
extended humidity cyc l i ng  under both biased and unbiased condit ions. The 
humidity cyc l i ng  would be continued w i th  t r i - temperature e l e c t r i c a l  
measurements made a t  e i t h e r  l i n e a r  o r  logar i thmic increments o f  number o f  
cyLles, u n t i l  a large percentage o f  each device type i n  each c e l l  f a i l e d .  
Fa i l u re  analysis o f  the f a i l e d  delrices would be performed t o  categorize the 
predominant f a i l u r e  mechanisms and determine the t r u e  a b i l i t y  o f  encapsulated 
m i  c roc i  r c u i  t s  t o  surv i  vc humidity cycl  i ng . 
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Appendix B 
Selected S t a t i s t i c a l  Analyses 
From the extremely large number of data measurements made on the m i c r o c i r c u i t s  
(3500 par ts  before stress, 2250 par ts  subjected t o  s t ress) ,  a study was made 
o f  the s t a t i s t i c a l  d i s t r i b u t i o n s  of  c e r t a i n  devices a t  c e r t a i n  stress leve ls  
t o  search f o r  d r i f t s  o r  trends t h a t  might appear s t a t i s t i c a l l y  bu t  be obscured 
i n  s t r a i g h t  forward analysis. The magnitude of the data analysis task can be 
appreciated by observation t h a t  t h i s  program enta i led  approximately 1.48 m i l l i o n  
parameter measurements. Histogram data tabulat ion on these parameter measure- 
ments resul ted i n  a po ten t ia l  30,000 histograms f o r  i n i t i a l  and post s t ress 
data and an addi t ional  29,000 histograms f o r  the de l ta  between i n i t i a l  and 
f i n a l  measurements. 
The approach used t o  resolve t h i s  massive amount o f  s t a t i s t i c a l  data was f i r s t  
t o  combine a l l  inputs o r  a l l  outputs of a s ing le  p a r t  i n t o  one histogram. 
Thus for  the  quad 2-input NAND gate, for  example, a l l  e i g h t  inpu t  V I C  para- 
meters were combined i n t o  one histogram. Then an analysis was made o f  the 
areas i n  which s i g n i f i c a n t  changes o r  d r i f t s  might have occurred and only 
the d e l t a  dev iat ion between i n i t i a l  and f i n a l  measurements was p l o t t e d  f o r  
these c r i t i c a l  areas. 
I n  Table 8-1 the d i f f e r e n t  ser ies of histogram p l o t s  are shown i n  respect 
t o  the matr ix  o f  device types, measurement increments, and environmental 
stress groups. 
For the TTL par ts  three separate ser ies of histogram data were p lo t ted.  
I n  Series a, histogram data 0’1 VOL, VOH, and V I C  from the Manufacturer D 
7400 TTL par ts  measured a t  25OC were p l o t t e d  f o r  Group 201 a t  a l l  f i v e  
measurement increments: M 1  i n i t i a l  data (pre-environmental s t ress)  and 
then de l ta  dev iat ion data a t  M2, M3, M4, and M5. 
8-15. I n  Series b, the del ta  dev iat ion data a f t e r  M4 was p l o t t e d  f o r  
Manufacturer D par ts  f o r  Groups 202, 203, 204, 205, 206, and 207 as we l l  
f o r  the YOL, VOH, and c e r t a i n  V I C  parameters Asee Figures 8-16 through 8-34). 
I n  Series c, the VOL parameter measured a t  25 C a t  M2 and M3 was p l o t t e d  f o r  
Manufacturers A, B, and C. See Figures B-35 through B-40. 
For the CMOS a r t s  the same pat te rn  was fol lowed using 125OC measurements 
instead o f  25 C measurements. I n  Series d, the parameters VOH4 and VOL2 
were p l o t t e d  f o r  Manufacturer E f o r  Group 201 M 1  ( i n i t i a l  data) and M2, 
M3, M4, and M5 ( d e l t a  dev iat ion data).  
I n  Series e, the same parameters were . l o t t e d  f o r  the M4 measurements o f  
Groups. 202, 203, 204, 205, 206, and 207 f o r  Manufactur-er E. 
See Figures B-1  through 
B 
See Figures B-41 through B-50. 
The resul t s  o f  the histogram p l o t t i n g  shoded t h a t  nothing s i g n i f i c a n t  occurred; 
even though s l i g h t  d r i f t s  d i d  occur, the d r i f t s  were general ly very s m a l l  
compared t o  the magnitude of the parameter being measured. 
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Table B-1. Overview of Histograms Plot ted 
M f r .  Part Type _L 
7400 TTL A 
5400 TTL 
5400 TTL 
7400 TTL 
4007 CMOS 
4007 CMOS 
B 
C 
D 
E 
C 
741 Linear E 
Measurement 
M1 
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M I  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
C 
C 
C 
C 
C 
C 
a 
a ,c 
a ,c 
a 
a,b b b b b b b 
d 
d 
d 
d 
d,e e e e e e e 
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Series a 
The fol lowing sequence of histograms shows the var iat ions i n  V 
 VI^ f o r  Manufacturer 0 5400 TTL Group 201 parts measured a t  +2&C as a 
function o f  the fo l lowing environments (see Figure 4-1). 
, VOH, and 
Measurement Preceding Environment 
M1 
M2 
M3 
M4 
M5 
I n i t i a l  measurement 
15 cycles thermal shock 
Moisture resistance, 10 @ 98%RH 
25OC t o  65OC 
1000 hours operating l i f e  a t  +5OC 
1000 hours operating l i f e  a t  +125oC 
-65OC t o  +15OoC 
For VOL, there were measurements made on each of the four outputs o f  each 
part. These measurements are a l l  combined i n  the d i s t r i bu t i on  histogram, 
t o  g ive  a t o t a l  o f  200 measurements on the 50 parts i n  the group. 
For VOH, there were two measurements made on each o f  four outputs f o r  a 
t o t a l  o f  8 VOH measurements per pat t .  These are a l l  combined t o  give a 
t o t a l  o f  400 measurements on the 50 parts i n  the group. 
For VIC, there were measurements made on each o f  the eight inputs o f  each 
part.  These measurements were also combined i n  the d i s t r i bu t i on  histogram 
t o  give 400 measurement on the 50 parts i n  the group. 
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Table 8-2. Series a Histograms 
Part Type - M f r . Measurement 201 202 203 2 205 206 207 
7400 TTL 
5400 TTL 
5400 TTL 
7400 TTL 
A 
B 
C 
0 
4007 CMOS E 
4007 CMOS C 
741 Linear E 
M 1  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
M I  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
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No. o f  
Meas. 
16 
15 
14 
13 
12 
11 
10 
9 
8 
7 
6 
5 
4 
3 
2 
1 
0 
80 
7G t 
6P - 
50 - 
40 - 
30 - 
20 - 
10 - 
No. . T i  
Mea: 
r- 
e i I-- I 
160 
I 
-6 
180 200 
' I  
- 4  
7400 TTL 
M f r .  D 
Group 201 
Meas. @ 25OC 
50 parts, 200 measurements 
1,n = 200) 
240 260 280 300 
VoL - mV 
Figure B-1 I n i t i a l  3 ,=t r ibut ion o f  VoLl 
M2 -
-4 -3 - 2  -1 0 1 2 
7400 TTL 
M f r .  D 
Group 201 
Meas. @ 25OC 
50 parts, 200 measurements 
(n  = 200) 
Beyond 2QmV: 2 meas. 1 
3 4  5 6 7 8 9 1 0 %  
Delta VoL, (M2-Ml) 
f igure B - 2  D is t r ibu t ion  of Delta VoL Af te r  Thermal Shock 
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M f r .  D 
Group 201 
Meas. @ 25OC 
Series a 
50 parts, 200 measurements I ( n  = 200) 1 
i 
M3 - ao 
70 
60 
No. o f  
Meas. 50 
40 
30 
20 
10 
0 
I 
1 
60 
M4 - 
7400 TTL 
M f r .  D 
Group 201 
Meas. @ 25OC 
49 parts, 196 measurements 
(n = 196) 
Beyond 20mV: 5 meas. 
I 
50 1 No. o f  Meas. 
I TI 
20 l*b-j-,&k 301 
40 I 
-.I-&.-- -7 - . : 1 - 'e .A+- 0 
-8  -6 -4 -2  0 2 4 6 8 10 12 14 16 18 20 mV 
- 4 - 3 - 2 - 1  0 1  2 3 4  5 6 7 8 9 1 0 %  
Delta VoL, (M4-M1) 
Figure 6-4 Dfst r ibut lon of Delta VOL After  Low Temp. L i f e  
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4 o t  
! 
hlo. of 
Meas. 
i 
1 
I 
1 
-10 -8 -6 -4 
-5  -4 -3 -2 
- 7 -  
7400 TTL 
Nf r .  0 
Mas .  @ 25OC 
49 par ts ,  196 meas. 
(n = 196) 
Group 201 
-2 0 2 4 6 8 10 12 14 16 18 20 mV 
-1 0 1 2 3 4 5 6 7 8 9 1 0 %  
Delta V8\ !MS-Hl) 
Figure 8-5. Distributlon Delta WOL After Hi  Temp Life 
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No. o f  
Meas. 
80 
70 
60 
50 
40 
30 
20 
10 
r 1 
c 
I 
Series a 
7400 nL 
Mfr. D 
Group 201 
Meas. @ 25OC 
50 parts ,  400 measurements 
(n = 400) 
0 
2.55 2.60 2.65 2.70 2.75 2.80 2.85 2.9 
VO" - Volts 
Figure B-6. Initial Distribution o f  VoH 
1 40 
8o r 
! 
70 k 
I 
60 !-- 
I 
I 
No. o f  5 0 7  
Meas. i 
40 & 
I 
30 1 
I 
I 
20 i- 
f 
I 
10 L 
-4..- 0 ,  
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7400 TTL 
M f r .  D 
Group 201 
Meas. @ 25OC 
50 parts,  400 measurements 
( n  = 400) 
-100 -80 -60 -40 -20 0 20 40 60 80 100 120 140 160 180 200 mV 
-3.8 -3 -2.3 -1.5 -.75 0 .75 1.5 2.3 3 3.8 4.5 5.3 6 6.8 7.6 X 
Delta VOH (M2-Ml) 
Figure 8-7. D is t r ibut ion  of Delta WoH Af ter  Thermal Shock 
7400 TTL 
M f r .  D 
M3 -
Beyond -80mV: 4 meas. 140 
i Group 201 
Meas. @ 25OC 
50 parts,  400 meas. 120 - 
1-1 (n  = 400) 
j 
r - 7  No. o f  : 
Meas. 100, 
80r i i k - 1  
Or-- - j7,T 
i i -- ---- 1 
, f 
I I 
I 
60 L 
40 
20 c 
! 1. 
1 I ; ---t 
-I . 1. .-- ,- . 1 .-.-t--.- L_.-.L I . i .t.. . . . , 
40 80 120 160 mV - 80 - 40 0 
- 3  -2.3 0 2 .3  3 4.5 6 %  
Delta VOH (H3-Ml) 
Figure 8-8. D is t r ibut ion  o f  Delta VOH After Moisture Resistance 
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Series a 
80 I- 
70 - 
M4 -
60 - 
NO. o f  50.- 
40- 
Meas. 
30- 
7400 TTL 
Hfr.  D 
Group 201 
Meas. @ 25OC 
49 parts, 392 measurements 
(n  = 392) 
Beyond 180 mV = 3 meas. 
; h  - 1 
, ' 
20 - 
10 - 
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J?r ; . 
a .  I .  . I .  ! :  
0 ' I '  ' r  L+--Li-+-L,i. , I .  i . + . i . r ~ 4 - i - l ~ i , ~  .iYi--.~+Xi--F- t - . . .  1 
-120 -100 -80 -60 -40 -20 0 20 40 60 80 100 120 140 160 180 mV 
-4.5 -3.8 -3 -2.3 -1.5 -.75 0 .75 1.5 2.3 3 3.8 4.5 5.3 6 6.8 X 
Delta VOH (M4-Ml) 
Figure B-9. Distr ibut ion o f  Delta VOH After  Low Temp L i f e  
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140 - 
120 - 
100 - 
NO. o f  80 
Meas. 
60 : 
40 
20 : 
r- 
145 
r 
7400 T n  
Mfr. D 
Group 201 
Meas. @ 25OC 
49 parts,  392 measuremnts 
(n = 392) 
Beyond 180 mV: 3 meas. 
c 
I 
1 
I 
! i9-l 
, I 1  
-. I-1 . I '  1 ..... 1 - I . - . ! .  J - 1  I O-lTL I ,  . 1 '  
-120 -100 -80 -60 -4b -20 d0 Id0 Id0 160 160 180 mV 
-4.5 -3.8 -3 -2.3 -1.5 -.75 0 -75 1.5 2.3 3 3.8 4.5 5.3 6 6.8 X 
Del ta V O ~  (M5-M1) 
Figure B-10. Distr ibut ion of Delta VOH After H i  Temp L i f e  
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M f r .  D 
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Figure B-11. I n i t i a l  Dis t r ibut ion  o f  VIc 
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0180-20546- 1 
M2 - 
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140 7400 m 
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50 parts,  400 measurements 
100 (n = 400) 
120( 
No. of I 
k a s .  8oL 
601 
I 
40 r 
i- 
i 
i 
i 
i 
1 
i 
1 ,  I 1 1 . ' .T; 1 .  1.  I I 
' 1 . .  I I 
--1 I' 
-12 -10 -8 -6 -4 -2 0 2 4 6 8 10 12 14 mV 
-1.1 -.9 - .7  -.6 -.4 -.2 0 .2 .4 .6 .7 .9 1.1 1.3 % 
Delta  VI^ (W-M1) 
Figure 6-12. Dist r ibut ion o f  Delta VIC A f t e r  T h e n a l  Shock 
Group 201 
50 parts,  400 measurements 
120 Meas. Q 25OC 
(n  = 400) 
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! i  
! 
No. o f  4- 
Meas. 
Beyond -18mV: 7 meas. I 
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I 
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F igure  B-13. Dist r ibut ion o f  Delta VIc A f t e r  Moisture Resistance 
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D180-20546- 1 Series a 
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Figure 6-14. D is t r ibu t ion  of Delta VIc A f te r  Low Temp L i f e  
100 r 
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Meas. 
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50 7 
40 r 
39 i 
I 
M5 - 
7400 TTL 
M f r .  D 
Group 201 
Meas. 0 25OC 
49 parts, 392 measurements 
( n  = 392) 
This group of data a l l  
' I  20 - i i ,  
I I 
10 .- 
I 
ol.  L L I 
I 
-56 -48 -40 -32 -2r -16 -8 mV 0 2 4  6 8  
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Figure B-15. D is t r ibu t ion  o f  Delta VIc Af te r  H i  Temp L i f e  
0180-20546-1 
Series b 
The following sequence of d i s t r i b u t i o n  histograms presents the var iat ions 
menta In 'OT* s t  v?b' ss groups 202 through 207. The data a t  M4 i s  presented. 
Again a l l  measurements are combined i n t o  composite histograms: 4 V a s ,  
8 VO#, and 8 VICS per part.  
For the corres onding Group 201 dis t r ibut ion,  see Figures 8-4 (Delta VOL)* 
8-9 (Delta V O ~ ,  and 8-14 (Delta VIC). 
For a complete d e f i n i t i o n  of the p r i o r  environments experienced by each 
group, r e f e r  t o  Figure 3-4. 
and VIC for  the Manufacturer D 7400 TTL devices i n  environ- 
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M f r .  Part Type -
7400 m A 
5400 TTL B 
5400 TTL C 
7400 TTL 0 
4007 CMOS E 
4007 CMOS C 
741 Linear E 
0180-20546- 1 
Table 8-3. Series b Histograms 
Measurement 201 202 203 204 205 206 
M1 
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
207 -
M 1  
M2 
M3 
M4 b* b b b b b b 
M5 
M 1  
M2 
M3 
M4 
M5 
M 1  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
*See f igures 8-4, 8-9, and 6-14. 
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D180-20546-1 Series b 
Group 202, M4 
70 Y 
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Figure 8-16, Distr ibut ion of Delta VOL After 4000 Temp Cycles 
Group 203, M4 
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Figure 6-17. Distr ibut ion o f  Delta VOL After  709 Vibration 
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D180-20546- 1 Series b 
70 1 
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Figure 8-18. Distr ibu on of Delta VoL After Vacuum Operating L i f e  
Group 205, M4 
7400 TTL 
Mfr. D 
Meas. Q 25OC 
i 50 parts,  200 measurements 
( n  = 200) 
1 ,  
, .  
No. o f  I 
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30 6 l 
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I 1  
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I . I  I 1  I 
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Figure 8-19. Distr ibut ion of  VOL After Low Temp Operating L l f e  
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D180-20546- 1 Ser i es b 
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Meas. 70 r 
60 - 
I 
50 i- 
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7400 TTL rl I ]  M f r .  D 
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Figure 8-20. Distr ibut ion of Delta VOL After H i  Temp L i f e  
8o !- 
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Figure 8-21. Distr ibut ion of Delta V o ~  Af ter  Low Temp L i f e  
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Figure 8-22. Distr ibut ion of Delta VOH After Low Temp L i f e  
Group 203, M4 
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Figure 8-25. D ist r lbut ion of Del ta  VOH After Low Temp L i f e  
0180-20546- 1 Series b 
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Figure 8-26, Dist r ibut ion o f  Delta VOH Af ter  H i  Temp L i f e  
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F i g i r  R-27. Distr ibut ion o f  Delta vOH After LOU Temp L i f e  
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0180-20546-1 Series b 
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Figure b-28. Dist r ibut ion of Delta VIc Af ter  Low Temp L i f e  
Group 2C2, H4 
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Figure 8-29. Dist r ibut ion of Delta VIC Af ter  4000 Temp Cycles 
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0180-20546-1 Series b 
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Figure 8-30. Dist r ibut ion of Delta VIC Af ter  709 Vibration 
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Figure 8-31. Distr ibut ion of Delta VIC After  Vacuum L i f e  
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Figure 8-32. D is t r ibu t ion  of Delta VIc Af te r  Low Temp L i f e  
0180-20546-1 Serf es b 
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Figure B-34. D is t r ibut ion  of Delta VIc After Low Temp L i f e  
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0180-20546-1 
Series c 
The fol lowing sequence o f  histograms shows the variat ions i n  V 
and Fd3 o f  Group 201 f o r  the other three Tn manufacturers not b v i o u s l y  
treated: Manufacturer A 7400 lTL and Manufacturers 6 and C 5400 TTL. 
Again the four \I(,L measurements made on each par t  are a l l  combined t o  
give a t o t a l  o f  
a t  M2 
200 measurements for the 50 parts i n  each group. 
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0180-20546- 1 
Part  Type 
7400 TTL 
5400 TTL 
5400 TTL 
7400 TTL 
4007 CMOS 
4007 CMOS 
741 Linear 
Table B-4. Series c Histograms 
- Mfr. Measurement 201 202 203 205 - -  206 207 
A M 1  
M2 C 
M3 C 
M4 
M5 
B M1 
M2 
M3 
M4 
M5 
C M1 
M2 
143 
M4 
M5 
D M1 
M2 
M3 
M4 
M5 
E id1 
M2 
M3 
M4 
M5 
C M1 ' 
M2 
M3 
M4 
M5 
E M1 
M2 
M3 
M4 
M5 
C 
C 
C 
C 
c (Figure 8-2) 
c (Figure b-3) 
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D 180 - 20 54 6- 1 Series c 
Mfr. A ,  M2 --
I 
70 L 7400 TTL 
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Figure B-35. Distr ibut ion of Delta VoL After  Thermal Shock 
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Figure B-36. Distr ibut ion ~f Delta VOL After  Moisture Rejistance 
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Figure 8-37. D is t r ibu t ion  o f  Delta VoL A f te r  Thermal Shock 
M f r .  8, M3 
5400 TTL 
Group 201 
Measured @ 25OC 
50 parts, 200 meas. 
(n=200) 
8 
Figure 8-38. D is t r i bu t i on  of Delta VoL After Moisture Resistance 
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D 180- 20 546 - 1 Series c 
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Figure B-39. Distr ibut ion of Delta VOt Af ter  Thermal Shock 
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Figure 8-40. Distr ibut ion of  Delta VoL After  Moisture Resistance 
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D180-20546- 1 
Series d 
The fol lowing sequence of histograms shows the variat ions i n  V 
V L2 f o r  Manufacturer E 4007 CMOS Group 201 parts measured a t  ?%C f o r  
Mf,  M2, M3, M4, and M5. 
and 
Since there are three outputs for  each part, a t o t a l  of 150 measuremtnts 
are possible i n  a 50 pa r t  group. These measurements are a l l  combined i n  
each histogram. 
measurement forc ing functions. 
See Table 3-4c f o r  d e f i n i t i o n  o f  the VoH4 and V 0 ~ 2  
The data i s  presented w i th  the V 0 ~ 4  and V H2 histograms botn on one page, 
w i th  succeeding measurement increments (M P , M2, etc.) on succeeding pages. 
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0180-20546-1 
Part Type 
Table B-5. Series d Histograms 
- M f r .  Measurement 201 202 203 204 - -  205 206 207 
7400 TTL A M 1  
M2 
M3 
M4 
M5 
5400 TTL 6 M1 
M2 
M3 
M4 
M5 
5400 TTL C M 1  
M2 
M3 
M4 
M5 
7400 TTL 0 
4007 CMOS E 
4007 CMOS C 
741 Linear E 
M 1  
M2 
M3 
M4 
M5 
M 1  d 
M2 d 
M3 d 
M4 d 
M5 d 
M 1  
M2 
M3 
M4 
M5 
M1 
M2 
M3 
M4 
M5 
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D 180- 20546- 1 Series d 
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Figure B-41. I n i t i a l  D ist r ibut ion o f  VOH4 
t .  
96 
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50 parts,  150 meas. 
(n=150) 
1-1 
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- -1. 
416 
1 .  
448 
. l  
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Figure 8-42. I n i t i a l  D ist r ibut ion o f  VoL2 
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Figure 8-43. Distr ibut ion of Delta V 0 ~ 4  Atter Thermal Shock 
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Figure 8-44, Distr ibut ion o f  Delta V O L ~  After  Thermal Shock 
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Figure 6-46. Distr ibut ion of Delta Vo,-2 4f ter  Moisture Resistance 
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Figure 8-47. Distr ibut ion of Delta V0~4 After Low Temp L i f e  
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Figure 8-48. Distr ibut ion o f  Delta VoL2 Af ter  Low Temp L i f e  
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Figure 8-49. D is t r ibu t ion  o f  Delta V 0 ~ 4  After H i  Temp L i f e  
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Figure B-50. Dis t r ibu t ion  of Delta Va2 After  H i  Temp L i f e  
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The fol lowing sequence of histograms shows the var ia t ion i n  Vm4 and 
Vmz measured a t  125OC a t  M4 f o r  Manufacturer E parts i n  each o f  the 
environmental stress groups 202 through 207. A l l  three Vw4 o r  VoL2 
measurements on each pa r t  are combined i n  the histograms. For the 
correspoding Group 201 dis t r ibut ion,  see Figures 6-47 and 8-48. For 
a complete d e f i n i t i o n  of the p r i o r  e n v i r o m n t s  experienced by each 
group, r e f e r  t o  Figure 3-4. 
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Table 8-6. Series e Histograms 
Par t  Type - H f r . Measurement 201 202 - 203 204 205 206 207 
7400 TTL A M1 
M2 
M3 
M4 
M5 
5400 TTL 8 M1 
M2 
M3 
lr14 
M5 
5400 TTL C M1 
M2 
M3 
M4 
M5 
7400 TTL 0 M l  
M2 
M3 
M4 
M5 
4007 CMOS E M1 
M2 
M3 
M4 e* e e e e e e 
M5 
4007 CMOS C M l  
M2 
M3 
M4 
M5 
741 Linear E M1 
M2 
M3 
M4 
M5 
* Figures 8-47, 8-48. 
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Figure B-51. Distribution of Delta VoH4 Af ter  4000 Temp Cycles 
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Figure 8-52. Distr ibut ion o f  Delta VoL2 After  4000 Temp Cycles 
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Figure 8-53. D is t r ibu t ion  of Delta V 0 ~ 4  Af te r  709 Vibrat ion 
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Figure B-54. Dis t r ibu t ion  o f  Delta VoC2 Af ter  709 Vibrat ion 
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Distr ibut ion o f  Delta VoL2 After  Vacuum L i f e  Figure 8-56. 
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Figure B-57. D is t r ibut ion  o f  Delta VOH4 A f te r  Low Temp L i f e  
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Figure 6-58. D is t r ibut ion  o f  Delta VoL2 A f te r  Low Temp L i f e  
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Figure B-59. Dis t r ibu t ion  of Delta V 0 ~ 4  Af te r  t!i Temp L i f e  
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Figure B-60. D is t r ibu t ion  o f  Delta VoL2 Af ter  H i  Temp L i f e  
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Figure 8-61. Dis t r ibut ion o f  Delta VOH4 A f te r  Low Temp L i f e  
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Figure B-62.  D is t r ibut ion of Delta VoL2 After Low Temp L i f e  
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